

**UNITED STATES PATENT AND TRADEMARK OFFICE**

---

**BEFORE THE PATENT TRIAL AND APPEAL BOARD**

---

INTEL CORPORATION,  
Petitioner,

v.

VLSI TECHNOLOGY LLC,  
Patent Owner.

---

IPR2018-01312  
IPR20218-01661

U.S. Patent No. 8,020,014 B2

---

**PATENT OWNER'S NOTICE OF APPEAL**

Mail Stop: PATENT BOARD  
Patent Trial and Appeal Board  
U.S. Patent and Trademark Office  
P.O. Box 1450  
Alexandria, VA 22313-1450

Notice is hereby given, pursuant to 37 C.F.R. § 90.2(a), that Patent Owner that Patent Owner VLSI Technology LLC ("VLSI") hereby appeals to the United States Court of Appeals for the Federal Circuit from the Patent Trial and Appeal Board's Final Written Decision on Remand (Paper 30,) in Case No. IPR2021-01312, and (Paper 29) in Case No. IPR2021-01661 ("Final Written Decision") (attached as Exhibit A), and from all underlying orders, decisions, rulings, and opinions which adversely affected VLSI.

In accordance with 37 C.F.R. § 90.2(a)(3)(ii), VLSI further indicates that the issues on appeal include, but are not limited to, the Board's determination of unpatentability of claims 1-5, 12-16, 18 and 20 of U.S. Patent No. 8,020,014 ("the '014 patent"); the Board's consideration of the record evidence, including but not limited to prior art and expert testimony; and all findings or determinations supporting or related to those issues, as well as any other issues decided adversely to VLSI in any orders, decisions, rulings and opinions.

Pursuant to 37 C.F.R. § 90.2(a)(1) and (a)(2), and as reflected in the attached Certificate of Service, this Notice of Appeal is being electronically filed with the Patent Trial and Appeal Board through the PTACTS System and the United States Court of Appeals for the Federal Circuit through the CM/ECF System along with the requisite filing fee. A copy is also being served on the Office of the General Counsel at the U.S. Patent and Trademark Office.

IPR2018-01312  
Patent No. 8,020,014

Dated: December 8, 2022

Respectfully submitted,

/Kamran Vakili/

Kamran Vakili, Reg. No. 64,825

Michael R. Fleming, Reg. No. 67,933

Benjamin Hattenbach, Reg. No. 41,820

Amy E. Proctor, Reg. No. 75,228

IRELL & MANELLA LLP

1800 Avenue of the Stars, Suite 900

Los Angeles, CA 90067-4276

Telephone: (310) 277-1010

Fax: (310) 203-7199

*Attorneys for Patent Owner*

VLSI Technology LLC

# EXHIBIT A

UNITED STATES PATENT AND TRADEMARK OFFICE

---

BEFORE THE PATENT TRIAL AND APPEAL BOARD

---

INTEL CORPORATION,  
Petitioner,

v.

VLSI TECHNOLOGY LLC,  
Patent Owner.

---

IPR2018-01312  
IPR2018-01661  
Patent 8,020,014 B2

---

Before LYNNE E. PETTIGREW, BART A. GERSTENBLITH, and  
KIMBERLY McGRAW, *Administrative Patent Judges*.

PETTIGREW, *Administrative Patent Judge*.

JUDGMENT  
Final Written Decision on Remand  
Determining All Challenged Claims Unpatentable  
*35 U.S.C. §§ 144, 318(a)*

## I. BACKGROUND

This Remand Decision is a final written decision on remand from the United States Court of Appeals for the Federal Circuit, which affirmed in part, reversed in part, and remanded the original Final Written Decisions in these two proceedings. *See Intel Corp. v. VLSI Tech. LLC*, 858 Fed. App'x 349 (Fed. Cir. 2021) (nonprecedential); IPR2018-01661, Paper 25 (“1661 Final Dec.”); IPR2018-01312, Paper 26 (“1312 Final Dec.”).

We have jurisdiction under 35 U.S.C. § 6, and we issue this Remand Decision under 35 U.S.C. § 318(a) and 37 C.F.R. § 42.73. For the reasons discussed below, Petitioner has shown by a preponderance of the evidence that claims 1–5, 12–16, 18, and 20 of U.S. Patent No. 8,020,014 B2 (Ex. 1101,<sup>1</sup> “the ’014 patent”) are unpatentable.

### A. Procedural History

In IPR2018-01661, Petitioner, Intel Corporation, filed a Petition requesting *inter partes* review of claims 1–5, 15, and 16 of the ’014 patent. Paper 2 (“Pet.”).<sup>2</sup> Patent Owner, VLSI Technology LLC, filed a Preliminary Response. Paper 7. After we instituted an *inter partes* review of the challenged claims (Paper 9, “1661 Inst. Dec.”), Patent Owner filed a Patent Owner Response (Paper 13, “PO Resp.”), Petitioner filed a Reply (Paper 15, “Pet. Reply”), and Patent Owner filed a Sur-reply (Paper 17, “PO Sur-reply”).

---

<sup>1</sup> Exhibits having numbers beginning with “11” and “21” are from the record in IPR2018-01661; exhibits having numbers beginning with “10” and “20” are from the record in IPR2018-01312. When the same exhibit appears in both proceedings, we cite the exhibit from IPR2018-01661.

<sup>2</sup> Unless otherwise indicated, citations to papers refer to papers filed in IPR2018-01661.

In IPR2018-01312, Petitioner filed a Petition requesting *inter partes* review of claims 12–14, 18, and 20 of the '014 patent. IPR2018-01312, Paper 1 (“1312 Pet.”). Patent Owner filed a Preliminary Response. IPR2018-01312, Paper 8. After we instituted an *inter partes* review of the challenged claims (IPR2018-01312, Paper 10, “1312 Inst. Dec.”), Patent Owner filed a Patent Owner Response (IPR2018-01312, Paper 14, “1312 PO Resp.”), Petitioner filed a Reply (IPR2018-01312, Paper 16, “1312 Pet. Reply”), and Patent Owner filed a Sur-reply (IPR2018-01312, Paper 18, “1312 PO Sur-reply”).

A consolidated oral hearing for IPR2018-01312 and IPR2018-01661 was held on November 6, 2019, and the record of each proceeding includes a transcript of the hearing. Paper 24 (“Tr.”); IPR2018-01312, Paper 25.

We issued Final Written Decisions in both cases, concluding that Petitioner had failed to demonstrate by a preponderance of the evidence that any of the challenged claims were unpatentable. *See* 1661 Final Dec. 27; 1312 Final Dec. 26. In IPR2018-01661, we determined that Petitioner had not shown that:

(1) claims 1–3 are unpatentable under 35 U.S.C. § 103(a) for obviousness over Takahashi<sup>3</sup>;

(2) claims 1–5, 15, and 16 are unpatentable under 35 U.S.C. § 103(a) for obviousness over Takahashi and Hu<sup>4</sup>; and

---

<sup>3</sup> U.S. Patent No. 5,761,715, issued June 2, 1998 (Ex. 1103, “Takahashi”).

<sup>4</sup> Zhigang Hu et al., *Let Caches Decay: Reducing Leakage Energy via Exploitation of Cache Generational Behavior*, ACM TRANSACTIONS ON COMPUTER SYSTEMS, May 2002, at 161–90 (Ex. 1104, “Hu”).

(3) claims 4, 5, 15, and 16 are unpatentable under 35 U.S.C.

§ 103(a) for obviousness over Takahashi, Hu, and Cohen.<sup>5</sup>

1661 Final Dec. 9–27.

In IPR2018-01312, we determined that Petitioner had not shown that:

(1) claims 12–14, 18, and 20 are unpatentable under 35 U.S.C.

§ 103(a) for obviousness over Takahashi;

(2) claims 12–14, 18, and 20 are unpatentable under 35 U.S.C.

§ 103(a) for obviousness over Takahashi and Hu;

(3) claim 20 is unpatentable under 35 U.S.C. § 103(a) for obviousness over Takahashi and Gunther;<sup>6</sup> and

(4) claim 20 is unpatentable under 35 U.S.C. § 103(a) for obviousness over Takahashi, Hu, and Gunther.

1312 Final Dec. 9–26.

On appeal, the Federal Circuit affirmed our determination that Takahashi does not teach an “estimated power gain,” as recited in independent claims 1 and 12. *Intel*, 858 Fed. App’x at 352–53. Petitioner’s asserted obviousness grounds based on Takahashi alone and on Takahashi combined with Gunther depend on Petitioner’s contention that Takahashi teaches the claimed “estimated power gain.” Pet. 28–34; 1312 Pet. 32–36, 57. Therefore, in view of the Federal Circuit’s affirmance regarding Takahashi, our findings and conclusions with respect to obviousness based on Takahashi and obviousness based on the combination of Takahashi and Gunther remain undisturbed. *See* 1661 Final Dec. 9–20; 1312 Final Dec. 9–19, 26.

---

<sup>5</sup> U.S. Patent No. 7,127,560 B2, issued Oct. 24, 2006 (Ex. 1105, “Cohen”).

<sup>6</sup> U.S. Patent No. 5,781,783, issued July 14, 1998 (Ex. 1005, “Gunther”).



The Federal Circuit reversed certain determinations we made as to the grounds involving the combination of Takahashi and Hu and remanded for further consideration of those grounds, including “whether the combination of Takahashi and Hu satisfies all of the claim limitations, and whether there was a motivation to combine Takahashi and Hu with a reasonable expectation of success.” *Intel*, 858 Fed. App’x at 354–55. We did not authorize additional briefing or evidence on remand. Paper 28. Analyzing the full record in view of the Federal Circuit’s directives, we address below the remaining grounds at issue based on (1) Takahashi and Hu, (2) Takahashi, Hu, and Cohen, and (3) Takahashi, Hu, and Gunther, summarized in the following tables:

IPR2018-01661:

<b>Claim(s) Challenged</b>	<b>35 U.S.C. §</b>	<b>Reference(s)/Basis</b>
1–5, 15, 16	103(a) <sup>7</sup>	Takahashi, Hu
4, 5, 15, 16	103(a)	Takahashi, Hu, Cohen

IPR2018-01312:

<b>Claim(s) Challenged</b>	<b>35 U.S.C. §</b>	<b>Reference(s)/Basis</b>
12–14, 18, 20	103(a)	Takahashi, Hu
20	103(a)	Takahashi, Hu, Gunther

### *B. The '014 Patent*

The '014 patent, titled “Method for Power Reduction and a Device Having Power Reduction Capabilities,” relates to power reduction of a cache

---

<sup>7</sup> The Leahy-Smith America Invents Act (“AIA”), Pub. L. No. 112-29, 125 Stat. 284, 287–88 (2011), amended 35 U.S.C. §§ 102 and 103, effective March 16, 2013. Because the '014 patent has an effective filing date before this date, we refer to the pre-AIA version of § 103. *See* Ex. 1101, code (22).

memory during a low power mode. *See* Ex. 1101, code (54), 1:7–10. In particular, the power management method disclosed in the '014 patent determines whether to power down a portion of a component, such as a cache memory, in response to a relationship between an estimated power gain and an estimated power loss resulting from powering down the portion of the component during a low power mode. *Id.* at code (57), 1:7–10, 4:31–39.

The '014 patent discloses that an estimated power gain resulting from powering down a portion of a component can be determined each time a request for powering down is received or in a periodical manner, in a random manner, in a pseudo-random manner, or in response to the occurrence of events (e.g., a certain battery level or a change in a clock frequency). *Id.* at 5:55–63. The power gain may be predefined and can be provided by the manufacturer of the device that includes the cache memory component. *Id.* at 5:64–67. An estimated power gain also may be based on the duration or other characteristics of the low power mode, which may be determined by monitoring operation of the device. *Id.* at 6:1–12.

The '014 patent also describes different ways of estimating a power loss resulting from powering down a portion of a component. For instance, an estimated power loss can be based on the amount of so-called “dirty information” stored in a cache memory. *Id.* at 6:36–37. When a cache implements a “write-back” policy, dirty information is information that has been modified and stored in cache memory but has not yet been written to high-level memory. *Id.* at 1:62–2:9. If a portion of the cache containing dirty information is powered down, power is consumed as the dirty information in cache memory first must be written to high-level memory, a process known as “flushing the cache.” *Id.* at 1:63–67, 2:7–9, 3:43–47. The

power loss resulting from writing the dirty information to high-level memory as a result of powering down a cache portion may be estimated by counting or otherwise estimating the number of “dirty bits,” also known as “sticky bits,” which is a reflection of the amount of dirty information stored in the cache. *Id.* at 4:46–57, 6:32–41. In one embodiment, the ’014 patent describes comparing an amount of dirty cache lines (i.e., portions of a cache containing dirty information) with “a threshold representative of the estimated power gain in order to determine the relationship between the power loss and power gain.” *Id.* at 6:42–45; *see id.* at 4:64–67 (comparing amount of dirty information to “a power gating threshold TH” to determine whether to flush the cache and power down during a low power mode).

The ’014 patent further describes generating cache statistics that can be used to estimate a power loss. *Id.* at 7:3–9. Cache statistics include cache hits, which occur when retrieval of information present in a cache is requested, and cache misses, which occur when retrieval of information that is not present in a cache is requested and has to be fetched from a higher-level memory module. *Id.* at 1:25–28.

Once the power management method described in the ’014 patent determines an estimated power gain and an estimated power loss that would result from powering down a portion of a component, it determines whether to power down the portion of the component in response to a relationship between the estimated power gain and estimated power loss. *Id.* at 6:46–49. For example, if the estimated power gain is less than the estimated power loss, the cache memory may be shut down during a lower power mode. *Id.* at 6:49–51.

*C. Illustrative Claims*

Petitioner challenges claims 1–5, 12–16, 18, and 20 of the '014 patent. Claims 2–5 depend directly or indirectly from independent claim 1, and claims 13–16, 18, and 20 depend directly or indirectly from independent claim 12. Claims 1 and 12, reproduced below, are illustrative of the claimed subject matter:

1. A method for power reduction, the method comprises:

[a] selectively providing power to at least a portion of a component of an integrated circuit during a low power mode; and

[b] determining whether to power down the at least portion of the component in response to a relationship between an estimated power gain and an estimated power loss resulting from powering down the at least portion of the component during the low power mode.

12. A device having power reduction capabilities, the device comprises:

[a] power switching circuitry adapted to selectively provide power to at least a portion of a component of the device during a low power mode, [b] having power management circuitry adapted to determine whether to power down at least the portion of the component during a low power mode [c] in response to a relationship between an estimated power gain and an estimated power loss resulting from powering down the at least portion of the component during the lower power mode.

Ex. 1101, 7:27–35, 8:8–18 (modified to include lettering added by Petitioner).

*D. Testimonial Evidence*

In support of its unpatentability contentions in IPR2018-01661, Petitioner relies on a declaration by Anand Raghunathan, Ph.D. (Ex. 1102), filed with the Petition in that case, and a second declaration by Dr. Raghunathan (Ex. 1113), filed with Petitioner's Reply in that case. In

support of its Patent Owner Response in that case, Patent Owner relies on a declaration of Andrew Wolfe, Ph.D. (Ex. 2107).

In support of its unpatentability contentions in IPR2018-01312, Petitioner relies on a declaration by Dr. Raghunathan (Ex. 1002), filed with the Petition in that case, and a second declaration by Dr. Raghunathan (Ex. 1013), filed with Petitioner's Reply in that case. In support of its Patent Owner Response in that case, Patent Owner relies on a declaration of Dr. Wolfe (Ex. 2007).

Patent Owner cross-examined Dr. Raghunathan via deposition. *See* Ex. 2108. Petitioner cross-examined Dr. Wolfe via deposition. *See* Ex. 1112.

## II. DISCUSSION

### A. *Legal Principles*

A claim is unpatentable under 35 U.S.C. § 103(a) if the differences between the claimed subject matter and the prior art are “such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains.” *KSR Int’l Co. v. Teleflex Inc.*, 550 U.S. 398, 406 (2007). The question of obviousness is resolved on the basis of underlying factual determinations, including (1) the scope and content of the prior art; (2) any differences between the claimed subject matter and the prior art; (3) the level of ordinary skill in the art; and (4) when in evidence, objective indicia of non-obviousness. *Graham v. John Deere Co.*, 383 U.S. 1, 17–18 (1966).<sup>8</sup>

---

<sup>8</sup> With respect to the fourth *Graham* factor, the parties in these proceedings do not present arguments or evidence regarding objective indicia of non-obviousness. Therefore, the obviousness analysis below is based on the first three *Graham* factors.

To prevail on its challenges to Patent Owner’s claims, Petitioner must demonstrate by a preponderance of the evidence that the claims are unpatentable. 35 U.S.C. § 316(e); 37 C.F.R. § 42.1(d). “In an [*inter partes* review], the petitioner has the burden from the onset to show with particularity why the patent it challenges is unpatentable.” *Harmonic Inc. v. Avid Tech., Inc.*, 815 F.3d 1356, 1363 (Fed. Cir. 2016) (citing 35 U.S.C. § 312(a)(3) (requiring *inter partes* review petitions to identify “with particularity . . . the evidence that supports the grounds for the challenge to each claim”). This burden never shifts to Patent Owner. *See Dynamic Drinkware, LLC v. Nat’l Graphics, Inc.*, 800 F.3d 1375, 1378 (Fed. Cir. 2015) (citing *Tech. Licensing Corp. v. Videotek, Inc.*, 545 F.3d 1316, 1326–27 (Fed. Cir. 2008)) (discussing the burden of proof in *inter partes* review).

An obviousness determination requires finding “both ‘that a skilled artisan would have been motivated to combine the teachings of the prior art references to achieve the claimed invention, and that the skilled artisan would have had a reasonable expectation of success in doing so.’” *Intelligent Bio-Sys., Inc. v. Illumina Cambridge Ltd.*, 821 F.3d 1359, 1367–68 (Fed. Cir. 2016) (citation omitted); *see KSR*, 550 U.S. at 418 (holding that in an obviousness analysis, “it can be important to identify a reason that would have prompted a person of ordinary skill in the relevant field to combine the elements in the way the claimed new invention does”). Further, “[t]o satisfy its burden of proving obviousness, a petitioner cannot employ mere conclusory statements. The petitioner must instead articulate specific reasoning, based on evidence of record, to support the legal conclusion of obviousness.” *In re Magnum Oil Tools Int’l, Ltd.*, 829 F.3d 1364, 1380 (Fed. Cir. 2016).

*B. Level of Ordinary Skill in the Art*

In the Final Written Decisions, we determined that “a person of ordinary skill in the art would have had at least a B.S. degree in computer science, computer engineering, or electrical engineering (or equivalent experience) and three years of experience with computer hardware and software power management design techniques.” 1661 Final Dec. 8; 1312 Final Dec. 7–8. We see no reason to depart from this determination, which the parties did not challenge on appeal.

*C. Claim Construction*

We stated in the Final Written Decisions that terms in the challenged claims should be interpreted according to their broadest reasonable construction in light of the specification of the '014 patent because the Petitions were filed prior to November 13, 2018, and the '014 patent had not expired. 1661 Final Dec. 9 (citations omitted); 1312 Final Dec. 8–9 (citations omitted). We also stated that the parties had not proposed a construction for any term, and we determined it was unnecessary to construe any claim terms expressly to resolve the controversies before us. 1661 Final Dec. 9 (citations omitted); 1312 Final Dec. 9 (citations omitted). The Federal Circuit did not address the construction of any claim term. We continue to find it unnecessary to construe any claim terms expressly.

*D. Overview of Asserted Prior Art*

*1. Takahashi*

Takahashi relates to reducing power consumption in cache memories. Ex. 1103, 1:9–12. In the Background of the Invention section, Takahashi describes known prior art methods of reducing power consumption in a

cache, such as reducing the number of ways<sup>9</sup> to be executed in a cache memory. *Id.* at 1:35–57. Takahashi describes one prior art method in which “the number of ways to be executed in the cache memory [is] decreased, so that the cache-hit rate becomes low. Accordingly, the number of access operations to an external memory . . . is increased and the access operation speed becomes low.” *Id.* at 1:58–63. “In other words, the performance of the information processing device becomes low because the operation time of the information processing device becomes long,” causing increased power consumption of the information device. *Id.* at 1:63–2:1. In this method, “[t]he relationship between the low power consumption mode for a cache memory and the amount of actually reduced power consumption in the information processing device is determined based on the change of cache hit rate.” *Id.* at 2:1–6. Because “the cache hit rate is also changed by application programs to be executed, . . . it is difficult to determine or know what the main cause to reduce the cache hit rate is.” *Id.* at 2:6–9.

In view of this prior art, Takahashi concludes:

In order to reliably reduce the power consumption of an information processing device in which the number of ways forming a cache memory system is decreased without reducing the cache hit rate, the number of ways to be executed in the cache memory system must be dynamically changed or switched while observing the change of cache hit rate.

*Id.* at 2:10–15. According to Takahashi, “there is no conventional cache memory system and no conventional information processing device having the cache memory system that satisfy this requirement.” *Id.* at 2:16–21.


---

<sup>9</sup> Dr. Raghunathan explains that it was well known that “ways” and “lines” are portions of a cache. Ex. 1102 ¶¶ 24–25 (citing Ex. 1110, 397–99 (computer architecture textbook); Ex. 1101, 2:1–2, 2:54–57; Ex. 1103, 1:29–34).



Accordingly, an object of the invention described in Takahashi is to provide a cache memory and information processing device having the cache memory that are capable of adjusting the number of cache ways to be accessed “according to operation states of the information processing device, without decreasing the operation speed and the performance of the information processing device while decreasing the power consumption of the information processing device.” *Id.* at 2:24–35.

Figure 1 of Takahashi is reproduced below:



*Id.* at Fig. 1. As shown in Figure 1 above, Takahashi discloses an information processing device incorporating a cache memory that comprises (1) two cache ways (WAY0 and WAY1) in cache memory 103, (2) cache-miss rate measuring circuit 140, (3) way number control circuit 150, and (4) power control circuit 160. *Id.* at 2:36–47, 4:64–6:18, Fig. 1. The cache-miss rate measuring circuit measures the number of cache misses during a memory access operation mode. *Id.* at 2:48–50, 5:53–67,

6:59–7:2, Fig. 2. The cache-miss rate is transferred to the way number control circuit, which determines the optimum number of cache ways to be accessed based on the change of the cache-miss rate. *Id.* at 2:54–58, 5:67–6:6, Fig. 3. The way number control circuit transfers a control signal to the power control circuit, which supplies power to selected cache ways and does not supply power to other cache ways. *Id.* at 6:6–18, 8:27–28, 8:43–45. For example, for the cache memory shown in Figure 1, the power control circuit supplies power to either one cache way (i.e., WAY0 or WAY1) or both cache ways (i.e., WAY0 and WAY1). *See id.* at 6:19–21.

Figure 4 of Takahashi is reproduced below:




Figure 4, above, is a diagram showing operation flow of Takahashi's way number control circuit. *Id.* at 4:43–46, 9:37–40. Operation begins at (1) in “2-way” operation mode in which two cache ways are powered. *Id.* at 9:41–43. Operation then enters the “pre-process for 1-way” mode at (2), which “is executed before the operation flow is completely shifted to the one

way process in order to decrease the activated way number from two ways to one way.” *Id.* at 9:50–54. In this mode, Takahashi’s way control circuit determines “the optimum way number for the current process state.” *Id.* at 9:54–55. When the cache-miss rate “does not exceed the predetermined value” (i.e., when the cache-miss rate does not increase), the way control circuit shifts to the “1-way” operation mode at (4) (i.e., it determines that only one cache way should be powered on). *Id.* at 9:55–59. On the other hand, if the cache-miss rate increases, the way control circuit returns to “2-way” mode at (3) (i.e., it determines that two cache ways should be powered on). *Id.* at 9:59–62.

## 2. *Hu*

*Hu*, an academic paper titled “Let Caches Decay: Reducing Leakage Energy via Exploitation of Cache Generational Behavior,” examines methods for reducing leakage power within cache memories of CPUs. Ex. 1104, 161. In particular, *Hu* evaluates time-based cache decay policies in which a cache line is turned off if a preset number of cycles (i.e., a decay interval) have elapsed since the cache line was last accessed. *Id.* at 162. *Hu* explains that turning off cache lines during dead periods reduces leakage power dissipated by the cache lines storing data items that are no longer useful. *Id.* at 164. *Hu* recognizes, however, that turning off cache lines may introduce additional cache misses. *Id.* at 166. Therefore, a “basic premise” of *Hu*’s evaluations “is to measure the static power saved by turning off portions of the cache, and then compare it to the extra dynamic power dissipated” when turning off cache lines “introduces additional L1 cache<sup>[10]</sup>

---

<sup>10</sup> The L1 and L2 caches are different levels of a memory hierarchy, with the L1 cache being the level closest to the CPU. *See* Ex. 1104, 166 (Table I).

misses [that] translate to extra L2 [cache] reads and sometimes also extra writebacks.” *Id.* Hu states:

We wish to turn off cache lines as often as possible in order to save leakage power. We balance this, however, against a desire to avoid increasing the miss rate of the L1 cache. Increasing the miss rate of the L1 cache has several power implications. First and most directly, it causes dynamic power dissipation due to an access to the L2 cache, and possible additional accesses down the memory hierarchy.

*Id.* at 167. Hu’s cache decay policies attempt to “balance the potential for saving leakage energy (by turning lines off) against the potential for incurring extra level-two cache accesses (if we introduce extra misses by turning lines off prematurely).” *Id.* at 168.

A key energy metric in Hu’s study is “normalized cache leakage energy,” which “refers to a ratio of the energy of the L1 with cache decay policies versus the original L1 cache leakage energy.” *Id.* at 166. The normalized cache leakage energy is a function of various weighted factors, including an “*L2Access:leak* ratio,” which “relates dynamic energy due to an additional miss (or writeback) to a single clock cycle of static leakage energy in the L1 cache.” *Id.* at 166–67. “The denominator of the *L2Access:leak* [ratio] relates to the leakage energy dissipated by the L1 data cache” during one clock cycle. *Id.* at 168. This static leakage energy is the power that would be saved by turning off a portion of the L1 cache. *See id.* at 166. The numerator of the *L2Access:leak* ratio represents the amount of dynamic power dissipated by an access (read or writeback) to the L2 cache, and possibly to other levels of the memory hierarchy, due to an L1 cache miss that would result from turning off portions of the L1 cache. *Id.* at 166, 167. “Multiplying [the *L2Access:leak* ratio] by the number of extra L2 accesses induced by cache decay gives the dynamic cost induced” when a

cache line is turned off. *Id.* at 167; *see id.* at 166–67 (identifying (*L2Access:leak*)(*extraL2Accesses*) as one of three terms in Hu’s “normalized cache leakage energy”).

Based on industry data and recent work estimating the dynamic energy per L2 cache access and the leakage energy dissipated by the L1 data cache, Hu estimates *L2Access* to be in the range of 3 to 5 nJ per L2 access for a 1 MB L2 cache and *leak* to be an average of 0.45 nJ per clock cycle for a 32 KB L1 cache. *Id.* at 167–68. Combining the two, Hu estimates an *L2Access:leak* ratio of 8.9 for devices using caches of those sizes. *Id.* at 168. Hu also explains that *L2Access:leak* ratio estimates will vary with design style and fabrication technology and that leakage energy is expected to increase in the future. *Id.* To account for all these factors, Hu evaluates time-based cache decay policies by determining the normalized cache leakage energy across a set of benchmark applications for different values of the *L2Access:leak* ratio, including ratios of 5, 10, 20, and 100. *Id.* at 165–66, 173–76, Figs. 8, 9.

### 3. Cohen

Cohen describes a method of powering down sections of a cache to minimize power consumption, while not impacting performance when high performance is required, and to minimize leakage power from a cache when full performance is not required. Ex. 1105, 1:29–36. Cohen describes the operation of a writeback cache, in which data written to the cache is not written to main memory until a valid cache line is needed for new data. *Id.* at 2:61–65. Data contained in a writeback cache that has not yet been stored elsewhere is referred to as “dirty” data. *Id.* at 2:65–67. Cohen describes various ways of storing data from dirty cache lines in memory before a portion of a cache can be powered down. *Id.* at 3:65–4:49. Cohen

also describes a busy bit counter that counts the number of dirty bits in a cache. *Id.* at 4:64–5:4.

*E. Asserted Obviousness over Takahashi and Hu*

Petitioner contends that claims 1–5, 12–16, 18, and 20 are unpatentable under 35 U.S.C. § 103(a) for obviousness over the combined teachings of Takahashi and Hu. Pet. 36–56; 1312 Pet. 43–56. Petitioner alleges that the combination of Takahashi and Hu teaches or suggests the subject matter of the challenged claims, and Petitioner provides reasons why a person of ordinary skill in the art allegedly would have combined the references. Pet. 36–56; 1312 Pet. 43–56; *see* Ex. 1102 ¶¶ 88–131; Ex. 1002 ¶¶ 107–135. In response, Patent Owner argues that Petitioner fails to show that the combination of Takahashi and Hu teaches or suggests every limitation of independent claims 1 and 12 and fails to show that a person of ordinary skill in the art would have combined the references in the manner asserted. PO Resp. 20–33; 1312 PO Resp. 21–34; *see* Ex. 2107 ¶¶ 46–61; Ex. 2007 ¶¶ 48–62. Patent Owner also argues that Petitioner fails to show that the combination of Takahashi and Hu teaches the subject matter of dependent claims 4, 5, 15, 16, 18, and 20. PO Resp. 38–40; 1312 PO Resp. 19–21, 39; *see* Ex. 2107 ¶¶ 59–61; Ex. 2007 ¶¶ 45–47, 61. Petitioner replies to Patent Owner’s arguments (Pet. Reply 14–20; 1312 Pet. Reply 15–20), and Patent Owner responds to the reply arguments (PO Sur-reply 14–24; 1312 PO Sur-reply 15–24).

For the reasons explained below, Petitioner has established by a preponderance of the evidence that claims 1–5, 12–16, 18, and 20 of the ’014 patent would have been obvious over the combined teachings of Takahashi and Hu.

*1. Claim 1*

*a. Preamble and Limitation 1[a]*

Petitioner contends that Takahashi teaches a “method for power reduction,” as recited in the preamble of claim 1. Pet. 25; *see id.* at 36 (referring back to obviousness analysis based on Takahashi alone). Specifically, Petitioner contends that Takahashi discloses “a cache memory and an information processing device having the cache memory” that “is capable of adjusting . . . the number of ways to be accessed in the cache memory . . . without decreasing the operation speed and the performance of information processing device while decreasing the power consumption of the information processing device.” *Id.* at 25 (quoting Ex. 1103, 2:27–35) (citing Ex. 1103, 2:23–4:23, 4:31–42, 4:64–5:13, Figs. 1, 2, 3; Ex. 1102 ¶ 65). Petitioner also asserts that Takahashi discloses a power control circuit that receives a signal from a way number control circuit and shifts to the “one way process” operation, at which time the power supply to a specific cache way is turned off (i.e., “selectively providing power to at least a portion of a component”). *Id.* at 25–26 (citing, e.g., Ex. 1103, 6:10–18, 8:27–28, 8:43–45, 9:37–10:33, Fig. 4; Ex. 1102 ¶ 67). Petitioner further contends that Takahashi teaches that its power saving techniques, including powering down a cache way, are employed in a “low power consumption mode” (i.e., a “low power mode”). *Id.* at 27–28 (citing, e.g., Ex. 1103, 1:58–2:6; Ex. 1102 ¶ 69).

Patent Owner does not specifically dispute that Takahashi teaches the claim 1 preamble and limitation 1[a]. *See* PO Resp. Based on the complete record, and for the reasons explained in the Petition, Petitioner has

demonstrated sufficiently that Takahashi teaches the subject matter of claim 1's preamble and limitation 1[a].<sup>11</sup>

*b. Limitation 1[b] and Motivation to Combine  
Takahashi and Hu*

Claim 1 further recites “determining whether to power down the at least portion of the component in response to a relationship between an estimated power gain and an estimated power loss resulting from powering down the at least portion of the component during the low power mode.” Ex. 1101, 7:31–35 (limitation 1[b]). The dispute between the parties focuses on whether the combination of Takahashi and Hu teaches this limitation and whether a person of ordinary skill in the art would have been motivated to combine the references as asserted. Below, we consider the parties' arguments based on the complete record and in view of (1) the Federal Circuit's determination that Hu teaches using the *L2Access:leak* ratio to determine whether to power down a portion of a cache, and (2) the Federal Circuit's instruction that we give due consideration to an argument that Takahashi teaches “determining whether to power down,” which could be combined with Hu's teaching of “a relationship between an estimated power gain and an estimated power loss.” *See Intel*, 858 Fed. App'x at 354–55.

Petitioner first relies on Takahashi for teaching limitation 1[b]. Pet. 37 (referring back to obviousness analysis based on Takahashi alone); *see id.* at 28–34. In particular, Petitioner contends that Takahashi discloses a way number control circuit that determines, during a low power mode, whether to power down a cache way based on a comparison of the cache-miss rate (representing power loss) to a predetermined value (representing

---

<sup>11</sup> We need not decide whether the preamble is limiting because we find that Petitioner has shown that Takahashi teaches it.



power gain). *Id.* at 29–30 (citing Ex. 1103, 6:3–18, 8:46–50, 9:37–10:33); *see* Ex. 1103, 9:50–59 (“In the pre-process operation mode for one way process, . . . when the cache-miss rate does not exceed the predetermined value, the process flow of the cache memory 103 is shifted to the one way process operation . . .”). The Federal Circuit affirmed our determination in the Final Written Decision that Takahashi’s predetermined value is a previous measurement of the cache-miss rate and not an “estimated power gain” as recited in limitation 1[b]. *See Intel*, 858 Fed. App’x at 352–53; 1661 Final Dec. 17–19 (citing Ex. 1103, code (57), 3:23–31, 9:55–61; Ex. 1112, 131:9–132:5). Our Final Written Decision did not address whether Takahashi teaches the other aspects of limitation 1[b]. *See* 1661 Final Dec. 20, 25.

Petitioner additionally relies on Hu for teaching limitation 1[b]. Pet. 37–42. As explained above, Hu teaches that turning off a portion of a cache saves static leakage energy, resulting in a power gain. Ex. 1104, 166–68. At the same time, Hu teaches that turning off a portion of a cache may introduce additional cache misses, which cause additional accesses to another level of memory (e.g., Hu’s L2 cache), resulting in dynamic power consumption (i.e., a power loss). *Id.* Hu explains that a “key aspect of [its cache decay] policies is the desire to balance the potential for saving leakage energy (by turning lines off) against the potential for incurring extra level-two cache accesses (if we introduce extra misses by turning lines off prematurely).” *Id.* at 168. Hu also explicitly discloses comparing the estimated power saved by turning off a cache line to the estimated power dissipated when turning off the cache line causes additional cache misses and additional L2 accesses. *Id.* at 166.

In view of these disclosures, Petitioner contends that Hu teaches (1) “measur[ing] the estimated power gain (the static/leakage power saved by turning off portions of the cache),” (2) “estimat[ing] the power loss (extra dynamic power) from powering down the individual lines of cache,” and (3) “compar[ing] the two to determine whether to power down a portion of the cache.” Pet. 37. According to Petitioner, these steps are reflected in Hu’s *L2Access:leak* ratio, which “relates dynamic energy due to an additional miss (or writeback) to a single clock cycle of static leakage energy in the L1 cache.” *Id.* at 37–38 (quoting Ex. 1104, 167) (citing Ex. 1102 ¶¶ 92). As Petitioner notes, Hu evaluates decay policies using the normalized cache leakage energy, focusing specifically on values of the *L2Access:leak* ratio in its analysis. *Id.* at 38 n.5 (citing Ex. 1104, 167, 172; Ex. 1102 ¶¶ 93–94).

First, Petitioner contends that the denominator of the *L2Access:leak* ratio represents “an estimated power gain . . . resulting from powering down” cache lines in a low power mode. Pet. 38. Specifically, Petitioner argues that Hu discloses that the denominator of Hu’s *L2Access:leak* ratio “relates to the leakage energy dissipated by the L1 data cache.” *Id.* (citing Ex. 1104, 168). Based on data obtained from several sources, Hu teaches that an estimated average leakage energy of 0.45 nJ per clock cycle will be saved when a 32 KB L1 cache is powered down. Ex. 1104, 168; *see* Pet. 38–39.

Second, Petitioner contends that the numerator of the *L2Access:leak* ratio represents “an estimated power loss resulting from powering down” cache lines in a low power mode. Pet. 39. Specifically, Petitioner argues that Hu discloses that the numerator of Hu’s *L2Access:leak* ratio relates to the dynamic energy used per L2 cache access due to an L1 cache miss. *Id.*

(citing Ex. 1104, 167). Hu cites recent work that estimates dynamic energy per L2 cache access in the range of 3 to 5 nJ per access for L2 caches that are 1 MB in size and cites other studies suggesting that additional L2 accesses consume up to 10 nJ. Ex. 1104, 167–68; *see* Pet. 39.

Third, Petitioner contends that “Hu uses the ‘*L2Access:leak* ratio’ to determine whether and when to power down a cache line based on the relationship between an estimated power loss (in the numerator) and an estimated power gain (in the denominator).” Pet. 39. Petitioner cites Hu’s Figure 9, which plots four curves of normalized cache leakage energy, corresponding to *L2Access:leak* ratios of 5, 10, 20, and 100, for increasing decay intervals (i.e., the number of cycles since the last cache access). *Id.* at 40 (citing Ex. 1104, 174, 176, Fig. 9; Ex. 1102 ¶ 98). Petitioner contends that a person of ordinary skill in the art “would have understood that the ‘minimum’ value of each curve in Hu’s Figure 9 represents the optimal idle period (i.e., how long the system should wait) before a cache line is powered down because the minimum value of each curve represents the lowest normalized leakage energy consumed.” *Id.* at 40–41. Accordingly, Petitioner contends, a person of ordinary skill in the art “reviewing Hu’s Figure 9 would have understood that the higher the *L2Access:leak* ratio (i.e., the higher the power loss per cache miss), the longer the system should wait before powering down the cache in order to reduce the likelihood of additional power-consuming cache misses.” *Id.* at 41. Therefore, according to Petitioner, “Hu uses the *L2Access:leak* ratio to determine the relationship between estimated power loss (numerator) and estimated power gain (denominator), and determines when to power down a cache line based on that relationship.” *Id.* (citing Ex. 1102 ¶ 100).

Petitioner further contends that a person of ordinary skill in the art would have been motivated to combine Hu’s disclosure of powering down based on an estimated power gain and power loss with Takahashi’s teaching of powering down a portion of a cache only when the cache-miss rate does not exceed a predetermined value.<sup>12</sup> *See* Pet. 43–44 (citing Ex. 1102 ¶ 104; Ex. 1103, 9:41–62, 10:23–30; Ex. 1104, 166, 167). In the combination, the information processing device would power down a portion of a cache in response to a comparison between an estimated power gain (cache leakage power) and an estimated power loss (additional power consumed by memory accesses resulting from cache misses), as taught in Hu, rather than based on a change in the cache-miss rate, as taught in Takahashi. *See id.* at 44 (citing Ex. 1102 ¶ 104). Petitioner contends that combining the references in this way would “further Takahashi’s goal of using information relating to the number of cache hits and misses to more efficiently decrease the power consumption of a device.” *Id.* (citing Ex. 1102 ¶ 104).

Petitioner articulates several reasons why a person of ordinary skill in the art would have been motivated to combine the teachings of Takahashi and Hu in this manner. *Id.* at 42–46. First, Petitioner contends that Takahashi and Hu address the same problem of reducing power consumption in a cache memory. *Id.* at 42 (citing Ex. 1103, 2:23–35; Ex. 1104, 161 (Abstract); Ex. 1102 ¶ 102). Petitioner also contends that Takahashi and Hu solve this problem using similar techniques. *Id.* In particular, Petitioner asserts that Takahashi discloses monitoring changes in cache-miss rates to determine when to apply the well-known technique of

---

<sup>12</sup> As noted above, Takahashi’s “predetermined value” is a previous measurement of the cache-miss rate. *See Intel*, 858 Fed. App’x at 352–53; 1661 Final Dec. 17–19 (citations omitted).

reducing power consumption by selectively powering down portions of a cache, and Hu similarly discloses measuring the energy dissipated as a result of additional cache misses to determine when to power down cache lines. *Id.* at 42–43 (citing Ex. 1101, 2:21–22, 2:54–60; Ex. 1103, 6:3–7, 8:12–50, 9:55–59; Ex. 1104, 164, 166–68; Ex. 1102 ¶ 103).

Additionally, Petitioner contends that combining Hu’s teachings regarding powering down based on estimated power loss and estimated power gain with Takahashi’s information processing device would have been a “routine modification of Takahashi, leading to expected results.” *Id.* at 44 (citing *KSR*, 550 U.S. at 417). First, Petitioner contends an ordinarily skilled artisan easily would have modified Takahashi’s cache-miss rate to reflect the estimated power loss resulting from powering down a cache way, as Hu discloses several studies that effectively measured estimated power losses based on the dynamic energy per L2 cache access. *Id.* at 45 (citing Ex. 1104, 167). Second, Petitioner contends an ordinarily skilled artisan easily would have modified Takahashi to estimate the power gain resulting from powering down a cache way, which Hu discloses can be estimated based on the leakage energy of the cache. *See id.* (citing Ex. 1104, 168). If Takahashi is modified to use estimates for power loss and power gain, as taught in Hu, Petitioner contends that “the resulting device would have the expected result of powering down the cache way when the estimated power loss from powering down a cache way does not exceed the estimated power gain.” *Id.* (citing Ex. 1102 ¶ 105). Petitioner concludes that a person of ordinary skill in the art would have been motivated to combine the teachings of Takahashi and Hu

to achieve the common goal of power reduction by efficiently powering down portions of a cache (*i.e.*, a cache way or a cache

line) based on the relationship between an estimated power gain (*i.e.*, leakage energy saved by powering down the cache way or cache line) and estimated power loss (*i.e.*, energy costs resulting from the additional cache misses caused by powering down the cache way or cache line).

*Id.* at 45–46 (citing Ex. 1103, 2:1–5, 9:55–58; Ex. 1104, 167; Ex. 1101 ¶ 106).

In response to Petitioner’s contentions, Patent Owner argues that Hu does not teach or suggest a “relationship between an estimated power gain and an estimated power loss resulting from powering down the at least portion of the component during the low power mode.” PO Resp. 20–25. First, Patent Owner contends that Hu does not teach “an estimated power gain” and “an estimated power loss” because Hu explicitly disavows estimating values for “static/leakage power” and “extra dynamic power.” *Id.* at 20 (citing Pet. 37). Because Hu states “it is difficult to nail down specific values for evaluation purposes” and instead “focus[es] . . . on ratios of values,” particularly the *L2Access:leak* ratio, Patent Owner argues that Hu teaches away from estimating values for leakage power (corresponding to power gain) and dynamic power (corresponding to power loss). *Id.* at 20–22 (citing, e.g., Ex. 1104, 166–67; *DePuy Spine Inc. v. Medtronic Sofamor Danek*, 567 F.3d 1314, 1326–27 (Fed. Cir. 2009); *In re Kahn*, 441 F.3d 977, 990 (Fed. Cir. 2006); *In re Fulton*, 391 F.3d 1195, 1201 (Fed. Cir. 2004)). Second, Patent Owner argues that Hu’s *L2Access:leak* ratio does not involve estimated values “*resulting from powering down* the at least portion of the component,” but that Hu instead selects values of the *L2Access:leak* ratio as inputs to its simulation. *Id.* at 22–25 (emphasis modified); PO Sur-reply 15–16.

Based on the arguments and evidence, we agree with Petitioner that Hu describes a “relationship between an estimated power gain and an estimated power loss resulting from powering down the at least portion of the component” as claimed. First, we do not agree with Patent Owner’s argument that Hu teaches away from estimating leakage power and extra dynamic power. To the contrary, Hu explicitly describes using estimates for the L1 static leakage energy and L2 access energy. Ex. 1104, 167 (referring to an “energy *estimate*” based on “recent work that *estimates* dynamic energy per L2 access in the range of 3 to 5 nJ” (emphasis added)), 168 (referring to 0.45 nJ “static leakage per cycle *estimate*” obtained from literature review (emphasis added)).

We also agree with Petitioner that Hu teaches an estimated power gain and an estimated power loss “resulting from powering down.” Hu explains that the leakage energy in the denominator of the *L2Access:leak* ratio reflects the estimated static leakage power that would be saved by turning off a portion of the L1 cache (i.e., “an estimated power gain . . . resulting from powering down” a portion of the L1 cache). *Id.* at 166 (referring to leakage energy “saved by turning off portions of the cache”), 167 (“We wish to turn off cache lines as often as possible in order to save leakage power.”). Hu also makes clear that the extra dynamic power in the numerator of the *L2Access:leak* ratio reflects the estimated amount of dynamic energy dissipated per L2 cache access due to an L1 cache miss that would result from turning off a portion of the L1 cache (i.e., “an estimated power loss resulting from powering down” a portion of the L1 cache). *Id.* at 167 (“The predominant effect to model is the amount of dynamic power dissipated in the level-two cache and beyond, due to the level-one cache miss [resulting from turning off cache lines].”), 168 (describing “the potential for incurring

extra level-two cache accesses (if we introduce extra misses by turning lines off prematurely)"). Thus, contrary to Patent Owner's argument, Hu teaches that the values used in the *L2Access:leak* ratio are an estimated power gain (saved L1 cache leakage energy) and an estimated power loss (additional energy used to access the L2 cache due an L1 cache miss) that would result from powering down a portion of the L1 cache. *See id.* at 166–76.

Patent Owner further argues that Hu does not describe “determining whether to power down” portions of a cache in response to values in the *L2Access:leak* ratio. PO Resp. 21 n.5, 24; PO Sur-reply 16–18. The Federal Circuit, however, found that “Hu teaches using the *L2Access:leak* ratio to estimate the optimal decay interval, which is in turn used to determine when to power down a cache.” *Intel*, 858 Fed. App'x at 355. Accordingly, the court concluded that “Hu discloses using the *L2Access:leak* ratio to determine whether to power down a cache (or portion thereof).” *Id.*

Finally, Patent Owner argues that a person of ordinary skill in the art would not have been motivated to combine Takahashi and Hu. PO Resp. 25–33; PO Sur-reply 19–23. Primarily, Patent Owner contends that modifying Takahashi to incorporate Hu's teachings would frustrate Takahashi's stated purpose and change its principle of operation. PO Resp. 25–28 (citing, e.g., *Plas-Pak Indus., Inc. v. Sulzer Mixpac AG*, 600 Fed. App'x 755, 760 (Fed. Cir. 2015)); PO Sur-reply 20–21. According to Patent Owner, Takahashi's basic principle of operation involves powering down a cache way before measuring a change in the cache-miss rate and then, based on the change in the cache-miss rate, determining whether to keep that cache way powered down or to power it back up. PO Resp. 27 (citing Ex. 1103, code (57), 9:41–62; Ex. 2107 ¶ 52; Ex. 2108, 137:19–



139:19).<sup>13</sup> Patent Owner argues that modifying Takahashi with Hu as proposed by Petitioner would require “flipping the order” to “perform[] some estimate of the relevant criteria *before* making a determination of whether to power down in response to that analysis.” *Id.* (citing Ex. 2107 ¶ 52). In its Reply, Petitioner contends that the proposed combination of Takahashi and Hu would not require such a modification because Takahashi determines the cache-miss rate based on the assumption that one cache way is powered down without actually powering down the cache way. Pet. Reply 17–18.

Each party supports its position by citing portions of Takahashi describing its pre-process operation. Patent Owner argues that the following passage shows that Takahashi powers down one cache way in the pre-process mode before measuring the cache-miss rate: “First, we assume that the number of ways is decreased from two ways to one way. In this case, way 1 is eliminated from the access operation. In other words, the power source is disconnected from the way 1.” Ex. 1103, 8:61–64; *see* PO Resp. 7 (addressing obviousness based on Takahashi alone); PO Sur-reply 3–4

---

<sup>13</sup> In opposing Petitioner’s contention that claim 1 would have been obvious over Takahashi alone, Patent Owner argues that Takahashi shuts down a cache way before measuring the change in cache-miss rate and, therefore, does not determine whether to power down a cache way “in response to” a relationship between an estimated power gain and an estimated power loss. PO Resp. 4–10. Patent Owner’s argument that modifying Takahashi in view of Hu would change Takahashi’s principle of operation refers back to its analysis of the obviousness challenge based on Takahashi alone. *Id.* at 27 (“However, as already discussed above, Takahashi’s basic principle of operation is to power down a cache way first to induce a change in the cache-miss rate (which is then measured to make a further determination of whether to keep the way powered down or to power it back up again).”); *see* PO Sur-reply 19.

(same). Patent Owner also cites the following disclosure from Takahashi: “In the pre-process operation mode . . . if the cache-miss rate is increased, the number of the activated ways is changed from one way to two ways.” Ex. 1103, 9:50–61; *see* PO Sur-reply 4. In Patent Owner’s view, this shows that only one cache way is powered on during the pre-process operation, i.e., that Takahashi powers down the other cache way before measuring the change in the cache-miss rate. PO Sur-reply 4–5.

Patent Owner contends that its understanding of Takahashi’s pre-process operation is consistent with Takahashi’s Background of the Invention section, which identifies a need in the art to check the change of the cache hit rate while dynamically switching the number of ways to be accessed. *Id.* at 5 (citing Ex. 1103, 2:16–21). In addition, Patent Owner points out that Takahashi makes several references to measuring the cache-miss rate, allegedly showing that Takahashi measures the cache-miss rate after powering down a cache way, rather than simulating a cache-miss rate based on an assumed shutdown, as Petitioner asserts. *Id.* at 5–6 (citing Ex. 1103, 2:38–46, 3:23–31).

Patent Owner further contends that both parties’ experts agree that Takahashi already has one way powered down in the pre-process mode. *Id.* at 6–7. For example, Petitioner’s expert, Dr. Raghunathan, testified that Takahashi “states the power source is disconnected from way one.” Ex. 2108, 137:9–25 (referring to Takahashi’s statement that “the power source is disconnected from the way 1” (Ex. 1103, 8:63–64)); *see* PO Sur-reply 6–7. Dr. Raghunathan also testified that Takahashi describes changing from one cache way in the pre-process mode back to two cache ways. Ex. 2108, 139:24–140:9; *see* PO Sur-reply 7. Patent Owner’s expert, Dr. Wolfe, agreed that the pre-process operation occurs after the number of

cache ways has been reduced to one. Ex. 1112, 122:1–11; *see* PO Sur-reply 7.

Petitioner argues in its Reply that Takahashi determines the cache-miss rate based on the assumption that one cache way is powered down without actually powering down the cache way. Pet. Reply 17–18. Petitioner asserts that, in the pre-process mode, “Takahashi estimates the impact of powering down a portion of the cache before powering it down so as not to increase the cache-miss rate.” *Id.* at 6 (citing Ex. 1113 ¶ 7). Petitioner emphasizes Takahashi’s disclosure of “a pre-process operation which is executed *before the process to decrease the number of ways.*” Ex. 1101, 8:53–55 (emphasis added); *see* Pet. Reply 6. Petitioner also cites Takahashi’s statement that “[i]n the pre-process operation mode for one way process, the pre-process is executed *before the operation flow is completely shifted to the one way process in order to decrease the activated way number from two ways to one way.*” Ex. 1101, 9:50–55 (emphasis added); *see* Pet. Reply 6. Based on these passages, Petitioner concludes that “the pre-process step occurs before the number of ways is decreased, *i.e.*, before a portion of the cache is powered down.” Pet. Reply 6 (citing Ex. 1113 ¶ 8).

Takahashi also discloses that “[t]he pre-process operation must be executed in order to avoid the increasing of the cache-miss rate temporally when required data items are stored in the way that is eliminated from the access operation without executing of the pre-process operation.” Ex. 1103, 8:56–60; *see id.* at 9:21–22 (“It can be avoided by the pre-process operations described above that the cache-miss rate temporally increased.”). Petitioner interprets this to mean that the pre-process operation must be executed without increasing the cache-miss rate and, therefore, Takahashi must not

contemplate powering down a portion of the cache during the pre-process operation. Pet. Reply 6–7.

Moreover, Petitioner contends, Takahashi’s description of the pre-process operation is consistent with the cache being fully powered on. *Id.* at 7. In a first pre-process step, Takahashi explains that when a cache miss occurs, the data item must be stored in way 0, which Petitioner contends would be consistent either with Takahashi simulating the effect of way 1 being powered down or with way 1 actually being powered down. *Id.* (citing Ex. 1003, 9:1–2; Ex. 1113 ¶ 9). In the second step, there is a cache hit on data during a read operation from way 1, and, in the third step, there is a write operation to way 1. *Id.* at 7–8 (citing Ex. 1103, 9:14–20). With support from Dr. Raghunathan, Petitioner asserts that the read and write operations in the last two steps can occur only if way 1 is powered on. *Id.* (citing Ex. 1113 ¶¶ 10–11). Petitioner also cites the testimony of Patent Owner’s expert, Dr. Wolfe, who agreed that a processor can read data from and write data to a cache way only if the cache way is powered on. *Id.* at 8 (citing Ex. 1112, 48:4–7, 45:12–16). Thus, Petitioner contends that Takahashi’s pre-process mode “describes a method for estimating the impact on the cache-miss rate, *if* a portion of the cache *were* powered down.” *Id.* at 8–9 (emphasis modified) (citing Ex. 1113 ¶ 13).

Based on the parties’ arguments and evidence, we disagree with Patent Owner that combining Hu’s teachings with those of Takahashi would alter Takahashi’s principle of operation in a manner that would render the combination nonobvious. As set forth above, both parties’ positions regarding the pre-process operation have support in Takahashi’s disclosure, which unfortunately is not a model of clarity. The cited expert testimony does not resolve the dispute because it focuses on isolated passages of

Takahashi. Reading Takahashi in its entirety, we find it ambiguous on this point, i.e., whether it fully powers down a cache way before measuring a change in the cache-miss rate. Patent Owner's argument as to Takahashi's principle of operation would require a person of ordinary skill in the art to have understood that Takahashi unambiguously teaches powering down a cache way before determining a change in the cache-miss rate. Because we find that Takahashi does not unambiguously teach powering down before determining a change in the cache-miss rate, we do not agree with Patent Owner's argument.

Moreover, regardless of whether Takahashi powers down a cache way before or after measuring the cache-miss rate, Takahashi's pre-process operation determines the optimal number of cache ways based on changes in the cache-miss rate resulting from powering down a cache way. Ex. 1103, 2:54–58, 5:67–6:6. This determination achieves Takahashi's stated purpose of reducing power consumption without negatively impacting the information processing device's performance. *See* Ex. 1103, code (54), 2:24–35; Pet. 44. Thus, we do not agree with Patent Owner that modifying Takahashi to incorporate Hu's teaching of comparing estimated power loss and estimated power gain to determine when to power down a cache portion would frustrate this stated purpose.<sup>14</sup>

Next, Patent Owner argues that combining Takahashi and Hu as Petitioner proposes would require making Hu's decay interval depend on the *L2Access:leak* ratio or modifying Hu so that cache lines are powered down based on values of the *L2Access:leak* ratio instead of the elapsing of a decay

---

<sup>14</sup> We also do not agree with Patent Owner's unsupported assertion in its Sur-reply that Takahashi's stated purpose is to avoid increasing the cache-miss rate. *See* PO Sur-reply 21.

interval. PO Resp. 28–29; PO Sur-reply 19–20. Patent Owner is incorrect that such a modification to Hu would be needed. The Federal Circuit explicitly found that Hu teaches using the *L2Access:leak* ratio to determine whether to power down a portion of a cache. *See Intel*, 858 Fed. App’x at 355. Thus, Hu teaches determining whether to power down a cache line in response to a relationship between an estimated power gain (e.g., the static leakage power that would be saved by turning off an L1 cache line) and an estimated power loss (e.g., dynamic energy consumption by the L2 cache due to L1 cache misses resulting from turning off an L1 cache line). *See id.*; Ex. 1104, 167–68.

Patent Owner further argues that the combination of Takahashi and Hu would require a modification to provide some way of measuring or estimating *L2Access* and *leak* values for the system in question and there would be no expectation of success in modifying Takahashi and Hu to perform estimates of power gain and power loss. PO Resp. 30–31; PO Sur-reply 20. We do not agree. Claim 1 does not require measuring or performing estimates of power gain and power loss as part of the claimed method—it only requires determining whether to power down in response to a relationship between an estimated power gain and an estimated power loss. *See Ex. 1101*, 7:31–35. Furthermore, as the Federal Circuit found, Hu demonstrates that estimates of power gain and power loss can be based on empirically measured values for *L2Access* and *leak* for a given memory structure. *See Intel*, 858 Fed. App’x at 355; *see also Ex. 1104*, 167 (citing studies estimating power losses based on the dynamic energy per L2 cache access), 168 (estimating L1 cache leakage energy per cycle based on data obtained from several sources). Thus, the teachings of Takahashi and Hu

can be combined to teach limitation 1[b] without any modifications to perform estimates of power gain and power loss.

In summary, based on the complete record, we find that Petitioner has shown persuasively that the combination of Takahashi and Hu teaches “determining whether to power down the at least portion of the component in response to a relationship between an estimated power gain and an estimated power loss resulting from powering down the at least portion of the component during the low power mode.” *See* Pet. 37–46. Takahashi teaches determining the number of cache ways that should be powered on based on a change in the cache-miss rate that would result from powering down a cache way in a low power consumption mode. *See* Ex. 1103, 9:50–62. Hu teaches comparing an estimated power gain (e.g., static L1 cache leakage power saved by turning off a cache line) with an estimated power loss due to additional cache misses (e.g., extra dynamic power dissipated by accessing the L2 cache) that would result from powering down a cache line and determining whether to power down a cache line by balancing the two. *See* Ex. 1104, 166–69, 173–76. Thus, when Takahashi is modified to incorporate Hu’s comparison of static cache leakage power with extra dynamic power dissipated due to additional cache misses, the combination teaches “determining whether to power down [a cache way] in response to a relationship between an estimated power gain and an estimated power loss resulting from powering down the [cache way] during [a] low power mode,” as recited in limitation 1[b]. *See* Pet. 42–46. Because we find that Hu teaches determining whether to turn off cache lines by balancing an estimated power gain against an estimated power loss, we need not also determine whether Takahashi expressly discloses determining whether to power down a cache way.

As detailed above, Petitioner also provides adequate reasons with rational underpinning for why a person of ordinary skill in the art would have been motivated to combine the teachings of Takahashi and Hu to reduce power consumption by efficiently powering down portions of a cache. *See* Pet. 42–46 (citing Ex. 1102 ¶¶ 102–106). There would have been a reasonable expectation of success in doing so, as both references teach using information related to cache misses to determine when to power down a portion of a cache, and Hu additionally teaches turning off cache lines based on a comparison between an estimated power loss due to cache misses and an estimated power gain from turning off a portion of a cache. *See id.* For the reasons discussed above, Patent Owner’s arguments do not undermine Petitioner’s persuasive showing.

*c. Conclusion as to Claim 1*

Based on the entire record before us, we determine that Petitioner has shown that the combination of Takahashi and Hu teaches or suggests all the limitations of independent claim 1 and that a person of ordinary skill in the art would have combined the teachings of Takahashi and Hu in the manner asserted with a reasonable expectation of success. “Once all relevant facts are found, the ultimate legal determination [of obviousness] involves the weighing of the fact findings to conclude whether the claimed combination would have been obvious to an ordinary artisan.” *Arctic Cat Inc. v. Bombardier Recreational Prods. Inc.*, 876 F.3d 1350, 1361 (Fed. Cir. 2017). On balance, we determine that Petitioner has established by a preponderance of the evidence that claim 1 would have been obvious over the combination of Takahashi and Hu.



## 2. Claim 12

Independent claim 12 is a device claim with limitations substantially similar to those in method claim 1. *Compare* Ex. 1101, 8:8–18, *with id.* at 7:27–35. For the additional claim language in limitation 12[a], “power switching circuitry adapted to selectively provide power,” Petitioner cites Takahashi’s power control circuit. 1312 Pet. 44 (citing Ex. 1103, 1:29–4:23, 4:43–46, 6:10–18, 8:27–28, 8:43–45, 9:43–10:31, Figs. 1, 3, 4); *see* Pet. 48 (citing Ex. 1103, 1:58–2:15, 4:43–46, 6:10–18, 8:27–45, 9:37–10:33, Fig. 4).<sup>15</sup> For “power management circuitry adapted to determine whether to power down,” as recited in limitation 12[b], Petitioner cites Takahashi’s way number control circuit. 1312 Pet. 44 (citing Ex. 1103, 1:29–4:23, 4:39–46, 4:64–5:13, 6:2–10, 8:3–6, 8:12–10:33, Figs. 3, 4); *see* Pet. 49 (citing Ex. 1103, 1:58–2:35, 4:43–46, 6:3–18, 8:51–11:48, Fig. 4). Petitioner has shown sufficiently that Takahashi teaches the claimed “circuitry,” which Patent Owner does not specifically dispute. *See* 1312 PO Resp.

The remainder of Petitioner’s analysis for claim 12 is substantially the same as its analysis for claim 1. *See* 1312 Pet. 43–54; Pet. 47–50 (referring back to claim 1 analysis). In response, Patent Owner presents substantially the same arguments for claim 12 as it does for claim 1. *See* 1312 PO Resp. 21–34; 1312 PO Sur-reply 15–24.

For the reasons discussed above and for the reasons discussed in our consideration of claim 1, we determine that Petitioner has shown that the combination of Takahashi and Hu teaches or suggests all the limitations of independent claim 12 and that a person of ordinary skill in the art would

---

<sup>15</sup> Although the Petition in IPR2018-01661 does not challenge claim 12 directly, it includes an analysis of claim 12 because it challenges claims 15 and 16, which depend from claim 12. *See* Pet. 47–50.

have combined the teachings of Takahashi and Hu in the manner asserted with a reasonable expectation of success. On balance, considering the entire record before us, we determine that Petitioner has shown by a preponderance of the evidence that claim 12 would have been obvious over the combination of Takahashi and Hu.

*3. Claims 2, 3, 13, and 14*

Claims 2 and 13 depend from independent claims 1 and 12, respectively, and require the claimed “component” to be a “cache memory.” Ex. 1101, 7:36–37, 8:19–20. Claims 3 and 14 depend from claims 2 and 13, respectively, and further recite that “the component is a cache memory that comprises independently powered portions.” *Id.* at 7:38–40, 8:21–23.

Petitioner provides a detailed analysis explaining where both Takahashi and Hu teach these limitations. Pet. 35, 47; 1312 Pet. 37–38, 54–55. For instance, Takahashi “relates to cache memories” and discloses a cache memory comprising a plurality of ways, each of which can be powered down separately. Ex. 1103, 1:9–11, 2:24–38. Hu also discloses turning off individual cache lines in a device. Ex. 1104, 163, 168.

Patent Owner does not specifically dispute that Takahashi and Hu teach the limitations expressly recited by claims 2, 3, 13, and 14. *See* PO Resp.; 1312 PO Resp. Based on the complete record, and for the reasons explained by Petitioner, we find that the combination of Takahashi and Hu teaches all the limitations of claims 2, 3, 13, and 14 and that a person of ordinary skill in the art would have combined the teachings of Takahashi and Hu in the manner asserted with a reasonable expectation of success. On balance, considering the entire record before us, we determine that Petitioner has shown by a preponderance of the evidence that claims 2, 3, 13, and 14 would have been obvious over the combination of Takahashi and Hu.

*4. Claims 4, 5, 15, and 16*

Claim 4 depends from claim 2 and further recites “wherein the determining is responsive to an amount of information that is stored only in the cache memory.” Ex. 1101, 7:41–43. Claim 15 depends from claim 13 and recites a similar limitation. *Id.* at 8:24–26. Claim 5 depends from claim 1 and further recites “wherein the determining is responsive to an amount of information associated with dirty bits.” *Id.* at 7:44–46. Claim 16 depends from claim 12 and recites a similar limitation. *Id.* at 8:27–29. Petitioner contends that the combination of Takahashi and Hu teaches these limitations. Pet. 51–56.

As a preliminary matter, Petitioner contends that a person of ordinary skill in the art would have understood that dirty information in a cache is an example of “information that is stored only in the cache memory,” as recited in claims 4 and 15, because dirty information is modified information that has not yet been saved to main memory. *Id.* at 51 (citing Ex. 1102 ¶ 122). Petitioner asserts that this understanding is consistent with the description of dirty information in the ’014 patent. *See id.* (citing Ex. 1101, 6:37–39 (“Dirty information is information that is stored in the cache but not in another . . . memory unit.”)). We agree with Petitioner’s position, which Patent Owner does not dispute. *See* PO Resp. 38.

Petitioner also contends that a person of ordinary skill in the art would have understood that cache lines use dirty bits to indicate whether the cache line contains dirty information. Pet. 55 (citing Ex. 1102 ¶ 128; Ex. 1101, 2:2–7; Ex. 1105, 4:24–29); *see also* Ex. 1104, 186 (Hu indicating that “dirty lines” are “distinguished by the dirty bit”). Thus, according to Petitioner, dirty information in a cache is “an amount of information associated with dirty bits,” as recited in claims 5 and 16. *See* Pet. 55. We agree with

Petitioner's position, which Patent Owner does not dispute. *See* PO Resp. 38.

Petitioner then argues that Hu teaches determining whether to power down a cache line based on the amount of dirty information in the cache line. Pet. 52–53. In particular, Hu teaches that powering down a cache line containing dirty information consumes more power than powering down a clean line because it leads to additional L1 cache misses, which require additional L2 cache accesses, thereby consuming additional dynamic power. Ex. 1104, 166 (“Turning off a dirty line results in an early writeback . . . .”), 167 (“The *L2Access:leak* ratio relates dynamic energy due to an additional miss (or writeback) to a single clock cycle of static leakage energy in the L1 cache. Multiplying this by the number of extra L2 accesses induced by cache decay gives the dynamic cost induced.”), 169 (“[I]f we prematurely turn off a line that may still have hits, then we inject extra misses that incur dynamic power for L2 cache accesses.”); *see* Pet. 52. Petitioner contends that Hu teaches considering these additional L2 accesses when determining whether to power down a cache line. Pet. 52–53 (citing Ex. 1104, 167). Therefore, Petitioner contends, Hu teaches determining whether to power down a portion of a component based on the amount of dirty information in the cache lines. *Id.* at 53 (citing Ex. 1102 ¶ 124). Accordingly, Petitioner contends that the combined system of Takahashi and Hu would determine whether to power down a cache line based on Hu's estimation of power loss, which includes consideration of the additional power loss from powering down dirty cache lines. *Id.* (citing Ex. 1102 ¶ 125).

Patent Owner contends that Petitioner's argument “is based on the false allegation that Hu teaches powering down portions of a cache in response to the *L2Access:leak* ratio, where in fact Hu teaches . . . powering

down after elapsing of a fixed decay interval.” PO Resp. 38–39. As discussed previously, however, the Federal Circuit found that Hu teaches using the *L2Access:leak* ratio to determine whether to power down a portion of a cache. *See Intel*, 858 Fed. App’x at 355. Thus, we do not agree with Patent Owner’s argument.

Patent Owner further argues that the *L2Access* value in the *L2Access:leak* ratio is independent of the amount of dirty information in the cache because it represents the dynamic energy due to an additional cache miss (or writeback), i.e., a single L2 access. PO Resp. 39 (citing Ex. 2107 ¶ 60); PO Sur-reply 23–24. Patent Owner criticizes Petitioner’s citation to Hu’s statement that “[m]ultiplying [*L2Access*] by the number of extra L2 accesses induced by cache decay gives the dynamic cost induced,” arguing that Petitioner has not otherwise alleged that Hu teaches powering down portions of a cache based on the number of extra L2 accesses induced by cache decay. PO Resp. 39 (citing Ex. 1104, 167); *see* Pet. 53.

We agree with Patent Owner that the *L2Access* parameter itself does not reflect the number of L2 accesses that might be caused by turning off a cache line because it represents the dynamic power *per access* to L2 memory. *See* Ex. 1104, 167. Nevertheless, although Hu teaches determining whether to power down a cache line based on the *L2Access:leak* ratio that Hu uses to evaluate cache decay policies, Hu also generally teaches determining whether to turn off a cache line by comparing an estimated power gain (e.g., static L1 cache leakage power saved by turning off a cache line) to an estimated power loss (e.g., extra dynamic power dissipated by accessing the L2 cache). *See* Ex. 1104, 166–69, 173–76. The estimated power loss in this comparison takes into consideration the additional L2

accesses that powering down a cache line containing dirty information would cause. *See id.* at 166–67; Pet. 52–53; Ex. 1102 ¶ 124.

For these reasons, we find that the combination of Takahashi and Hu teaches that determining whether to power down a portion of a cache is responsive to an amount of dirty information, which is “information that is stored only in the cache memory,” as recited in claims 4 and 15, and is “information associated with dirty bits,” as recited in claims 5 and 16. We also find that a person of ordinary skill in the art would have combined the teachings of Takahashi and Hu in the manner asserted with a reasonable expectation of success. On balance, considering the complete record, we determine that Petitioner has shown by a preponderance of the evidence that claims 4, 5, 15, and 16 would have been obvious over the combination of Takahashi and Hu.

#### 5. Claims 18 and 20

Claim 18, which depends from claim 12, requires the claimed device to be “further adapted to generate cache statistics” and requires the determination whether to power down to be “responsive to the generated cache statistics.” Ex. 1101, 8:35–37. Claim 20, which depends from claim 12, requires the claimed device to be “further adapted to monitor integrated circuit behavior” and requires the determination whether to power down to be “responsive to the results of the monitoring.” *Id.* at 8:41–43. Petitioner relies on Takahashi for teaching these limitations. 1312 Pet. 55–56 (citing Ex. 1103, 2:36–4:23, 4:35–39, 4:43–46, 5:6–6:2, 6:59–8:11, 9:41–62, Fig. 2); *see id.* at 38–43 (obviousness analysis based on Takahashi alone).

For claim 18, Petitioner cites Takahashi’s cache-miss rate measuring circuit, which comprises a cache-miss rate value store queue. *Id.* at 39

(citing Ex. 1103, 6:63–7:2, Fig. 2). The cache-miss rate value store queue calculates cache-miss rates using data from a cache-miss counter and a memory access counter. *See id.* (citing Ex. 1103, 5:64–67, 7:31–37).

Petitioner contends that, consistent with the example in the '014 patent of cache-miss rates representing cache statistics used to estimate power loss, the cache-miss rates generated by Takahashi's cache-miss rate value store queue are generated "cache statistics," as recited in claim 18. *Id.* at 39–40 (citing Ex. 1101, 7:3–9; Ex. 1002 ¶ 97).

For claim 20, Petitioner again relies on Takahashi's cache-miss rate measuring circuit. *Id.* at 41–43. Specifically, Petitioner contends that Takahashi's cache-miss rate measuring circuit monitors integrated circuit behavior when it measures the number of cache misses during a memory access operation. *Id.* at 42–43 (citing Ex. 1103, 2:37–50, 3:15–21, 5:5–13; Ex. 1002 ¶ 104).

Based on the evidence of record, we find that Takahashi discloses a circuit that generates cache-miss rates, which are "cache statistics," as recited in claim 18. *See* Ex. 1103, 5:64–67, 6:63–7:2, 7:31–37. We also find that Takahashi's cache-miss rate measuring circuit "monitor[s] integrated circuit behavior," as recited in claim 20, when it measures the number of cache misses. *See id.* at 2:37–50, 3:15–21, 5:5–13. As discussed previously, Takahashi determines the optimal number of cache ways based on changes in the cache-miss rate that would result from powering down a cache way. *Id.* at 2:54–58, 5:67–6:6. Further, Hu teaches comparing an estimated power gain (e.g., static L1 cache leakage power saved by turning off a cache line) with an estimated power loss due to additional cache misses (e.g., extra dynamic power dissipated by accessing the L2 cache) that would result from powering down a cache line and determining when to power

down a cache line by balancing the two. *See* Ex. 1104, 166–69, 173–76. When the teachings of Takahashi and Hu are combined as proposed by Petitioner, we are persuaded that a person of ordinary skill in the art would have used the cache-miss rate, as taught by Takahashi, to determine the estimated power loss based on additional cache misses, as taught by Hu. *See* 1312 Pet. 49–54 (explaining why a person of ordinary skill in the art would have combined Takahashi and Hu with respect to independent claim 12), 56 (analysis of claims 18 and 20 referring to claim 12 motivation to combine analysis); *see also* Pet. 42–46 (explaining why a person of ordinary skill in the art would have combined Takahashi and Hu with respect to independent claim 1).

Patent Owner’s only argument with respect to claims 18 and 20 is that Takahashi does not power down a cache way in response to cache-miss rates because Takahashi powers down before measuring the cache-miss rate. 1312 PO Resp. 39 (referring back to analysis of obviousness challenge based on Takahashi alone); *see id.* at 20. As Petitioner points out, Patent Owner raised a similar argument with respect to the independent claims. *See* 1312 Pet. Reply 14, 20. In our discussion of claim 1, we explained that, in view of the ambiguity in Takahashi’s disclosure, a person of ordinary skill in the art would not have understood powering down a cache way before measuring a change in the cache-miss rate to be a basic principle of operation that would be altered by combining Takahashi with Hu. *See supra* § II.E.1.b. And as we further explained, we need not determine whether Takahashi expressly discloses determining whether to power down a cache way because Hu teaches determining whether to power down cache lines by balancing an estimated power gain against an estimated power loss. *See id.* Patent Owner’s argument that claims 18 and 20 would not have been



obvious over Takahashi and Hu because Takahashi teaches powering down before measuring the cache-miss rate does not undermine Petitioner's persuasive showing for the same reasons discussed previously with respect to the independent claims.

For these reasons, we find that the combination of Takahashi and Hu teaches a device “adapted to generate cache statistics” and “wherein the determination [to power down] is responsive to the generated cache statistics,” as recited in claim 18. We also find that the combination of Takahashi and Hu teaches a device “adapted to monitor integrated circuit behavior” and “wherein the determination [to power down] is responsive to the results of the monitoring,” as recited in claim 20. We further find that a person of ordinary skill in the art would have combined the teachings of Takahashi and Hu in the manner asserted with a reasonable expectation of success. On balance, we determine that Petitioner has shown by a preponderance of the evidence that claims 18 and 20 would have been obvious over the combination of Takahashi and Hu.

*F. Asserted Obviousness over Takahashi, Hu, and Cohen*

Petitioner contends that claims 4, 5, 15, and 16 also are unpatentable under 35 U.S.C. § 103(a) for obviousness over the combined teachings of Takahashi, Hu, and Cohen. Pet. 56–66.

As discussed in Section II.E.4, Petitioner contends that a person of ordinary skill in the art would have understood that dirty information in a cache is an example of “information that is stored only in the cache memory,” as recited in claims 4 and 15, because dirty information is modified information that has not yet been saved to main memory. Petitioner asserts that Cohen confirms this understanding. Pet. 57 (citing Ex. 1105, 2:61–67 (“[I]f the cache is a writeback cache (data written to

cache is not written to memory until a valid cache line is needed for new data), . . . the cache will contain data not stored elsewhere. This data [is] referred to as ‘dirty’ data . . . .”); Ex. 1102 ¶ 132). As also discussed in Section II.E.4, Petitioner contends that a person of ordinary skill in the art would have understood that cache lines use dirty bits to indicate whether the cache line contains dirty information and, thus, dirty information in a cache is “an amount of information associated with dirty bits,” as recited in claims 5 and 16. In this asserted ground, Petitioner further cites Cohen for teaching that the number of dirty bits in a portion of a cache would be related to the amount of dirty information in the same portion of the cache. *Id.* at 58 (citing Ex. 1105, 4:65–5:4; Ex. 1102 ¶ 136). We agree with Petitioner’s contentions, which Patent Owner does not dispute. *See* PO Resp. 41–42.

Petitioner also cites Cohen for providing “specific examples of the extra steps a writeback process requires to save dirty information to main memory before powering off a cache line containing dirty information.” Pet. 58 (citing Ex. 1105, 3:65–4:49). Additionally, Petitioner contends that Cohen discloses a “busy bit counter” that counts the number of dirty bits in a portion of a cache. *Id.* (citing Ex. 1105, 4:65–5:4). Petitioner contends that a person of ordinary skill in the art “reading Hu in light of Cohen would have understood that the more dirty information there is” (e.g., as indicated by Cohen’s busy bit counter), “the more additional writebacks occur, and therefore the more energy is expended to power down the corresponding cache lines.” *Id.* at 58–59 (emphasis omitted) (citing Ex. 1104, 167; Ex. 1105, 4:18–23, 4:51–52; Ex. 1102 ¶ 137); Pet. Reply 21. Therefore, Petitioner contends, Hu combined with Cohen teaches that the determination

whether to power down a portion of a component is based on the amount of dirty information in the cache. Pet. 59 (citing Ex. 1102 ¶ 138).

Petitioner also argues that a person of ordinary skill in the art would have been motivated to combine Cohen with Takahashi and Hu. *Id.* at 60–63. Petitioner contends that Cohen, like Takahashi and Hu, is directed to the same problem of reducing power consumption in a cache memory. *Id.* at 60 (citing Ex. 1105, code (57), 1:29–31; Ex. 1103, 2:23–35; Ex. 1104, 161 (Abstract); Ex. 1102 ¶ 140). Petitioner also contends that Cohen similarly teaches solving the problem by powering down portions of a cache. *Id.* at 61 (citing Ex. 1105, 1:36–40, 2:11–13; Ex. 1102 ¶ 141). Petitioner contends that a person of ordinary skill in the art would have been motivated specifically to combine Cohen with Takahashi and Hu because Cohen teaches determining whether to power down a portion of a cache by analyzing cache hits or misses. *Id.* at 61–62 (citing Ex. 1105, 5:61–66, 6:21–30; Ex. 1102 ¶ 142). Moreover, Petitioner contends, a person of ordinary skill in the art would have read Hu in light of Cohen’s disclosures regarding specific writebacks involved in powering down a cache that contains dirty information. *Id.* at 62 (citing Ex. 1104, 166, 167, 186; Ex. 1105, 3:65–4:49; Ex. 1102 ¶ 143). Petitioner contends a person of ordinary skill in the art would have had a reasonable expectation of success in combining Takahashi, Hu, and Cohen due to their similarities. *Id.* at 63 (citing Ex. 1102 ¶ 145).

In response, Patent Owner presents the same arguments regarding Hu that it made in connection with the obviousness challenge to claims 4, 5, 15, and 16 based on Takahashi and Hu. *See* PO Resp. 40–41. We disagree with these arguments for the reasons discussed in Section II.E.4. We also disagree with Patent Owner’s argument that Cohen fails to remedy the

deficiency in Hu because we do not find Hu to be deficient. *See* PO Resp. 42. Patent Owner offers no argument regarding the motivation to combine Cohen with Takahashi and Hu separate from its argument regarding the combination of Takahashi and Hu. *See id.* at 40–42; Pet. Reply 22–23 (citing Ex. 1112, 81:12–25 (Dr. Wolfe testifying that his opinion regarding motivation to combine Takahashi, Hu, and Cohen is the same as his opinion regarding motivation to combine Takahashi and Hu)).

Based on the evidence of record, and for the reasons explained in the Petition, we find that the combination of Takahashi, Hu, and Cohen teaches the limitations of claims 4, 5, 15, and 16. *See* Pet. 56–59. Petitioner also provides adequate reasons with rational underpinning for why a person of ordinary skill in the art would have been motivated to combine the teachings of Takahashi, Hu, and Cohen with a reasonable expectation of success. *See id.* at 60–63. On balance, we determine that Petitioner has shown by a preponderance of the evidence that claims 4, 5, 15, and 16 would have been obvious over the combined teachings of Takahashi, Hu, and Cohen.

*G. Asserted Obviousness over Takahashi, Hu, and Gunther*

Petitioner contends that claim 20 also is unpatentable under 35 U.S.C. § 103(a) for obviousness over the combined teachings of Takahashi, Hu, and Gunther. 1312 Pet. 67–69.

In light of our determination that claim 20 is unpatentable over Takahashi and Hu, we decline to address this additional ground. *See SAS Inst. v. Iancu*, 138 S. Ct. 1348, 1359 (2018) (holding that a petitioner “is entitled to a final written decision addressing all of the claims it has challenged”); *Boston Sci. Scimed, Inc. v. Cook Grp. Inc.*, 809 F. App’x 984, 990 (Fed. Cir. 2020) (nonprecedential) (stating that the “Board need not address issues that are not necessary to the resolution of the proceeding,”

such as “alternative arguments with respect to claims [the Board] found unpatentable on other grounds”); *see also Beloit Corp. v. Valmet Oy*, 742 F.2d 1421, 1423 (Fed. Cir. 1984) (An administrative agency is at liberty to reach a decision based on a dispositive issue because doing so “can not only save the parties, the [agency], and [the reviewing] court unnecessary cost and effort,” but “can greatly ease the burden on [an agency] commonly faced with a . . . proceeding involving numerous complex issues and required by statute to reach its conclusion within rigid time limits.”); *SK Hynix Inc. v. Netlist, Inc.*, IPR2017-00692, Paper 25 at 40 (PTAB July 5, 2018) (determining all challenged claims to be unpatentable and not addressing additional grounds).

#### *H. Credibility of Dr. Raghunathan*

Patent Owner asserts that Dr. Raghunathan’s testimony should be discounted due to his “undisclosed bias, misunderstanding of legal standards, and clear instances of concealment and misdirection.” PO Resp. 2; 1312 PO Resp. 2. To support its allegations, Patent Owner directs our attention to certain facts brought out during Patent Owner’s cross-examination of Dr. Raghunathan that purportedly show Dr. Raghunathan’s bias resulting from his numerous financial, professional, and personal connections to Petitioner. *See* PO Resp. 43–53; 1312 PO Resp. 43–53.

To assess the probative value of an expert opinion, we must consider the following factors: (1) the interest of the expert in the outcome of the case, (2) the presence or absence of factual evidence supporting the expert’s opinion, and (3) the strength of any opposing evidence. *See Ashland Oil, Inc. v. Delta Resins & Refractories, Inc.*, 776 F.2d 281, 294–95 (Fed. Cir. 1985). An additional factor for consideration is “the nature of the matter

sought to be established” (*see id.* at 294), which, in this context, is obviousness.

We agree that Dr. Raghunathan’s financial interests and relationships with Petitioner are factors in deciding how much weight to give his testimony. *See, e.g.*, PO Resp. 44–49. Given the extensive and lengthy financial support Intel provides Dr. Raghunathan, we cannot say that Dr. Raghunathan is an entirely disinterested party to the proceeding. *See, e.g.*, Ex. 2108, 29:9–31:22, 32:21–35:20, 36:10–39:6 (identifying hundreds of thousands of dollars of funding provided from Intel to Dr. Raghunathan and other faculty at Purdue University), 40:20–21 (“I have regularly received funds from Intel”), 44:18–20 (stating “Intel has been . . . funding my research for a long time and . . . might fund my research again”), 41:24–42:21 (discussing purchase of Intel stock), 75:5–76:20 (discussing research projects involving Dr. Raghunathan and Intel employees), 84:17–88:16 (discussing assignment of patent rights from Dr. Raghunathan to Intel).

Although “the opinion testimony of a party having a direct interest in the pending [proceeding] is less persuasive than opinion testimony by a disinterested party, it cannot be disregarded for that reason alone and may be relied upon when sufficiently [persuasive].” *Ashland Oil*, 776 F.2d at 294. In this context, we have considered the persuasiveness of Dr. Raghunathan’s testimony, including the specific testimony Patent Owner contends is evidence of his bias.

For example, Patent Owner contends that Dr. Raghunathan misunderstands or disregards the appropriate legal standard for the level of skill in the art, asserting that Dr. Raghunathan takes the position that a level of skill requiring a B.S. degree might actually require an equivalent or even *higher* level of skill than one requiring an M.S. degree. *See* PO Resp. 49

(citing Ex. 2108, 103:19, 105:14–21, 106:11–19); 1312 PO Resp. 49 (citing same). We disagree with Patent Owner.

The cited testimony relates to Patent Owner’s questioning as to whether Dr. Raghunathan’s proposed level of ordinary skill in the art is higher or lower than the level of skill adopted by the Board. In his declarations, Dr. Raghunathan asserted that, due to the complexity in designing power management systems, a person of ordinary skill in the art would have had at least an M.S. degree in certain fields and three years of experience with computer hardware and software power management design techniques. Ex. 1102 ¶¶ 57–58; Ex. 1002 ¶¶ 59–60. Dr. Raghunathan explained that a person with an M.S. degree in the relevant field would have been involved with “research and/or experiments involving computer hardware and software power management design techniques.” Ex. 1102 ¶ 58; Ex. 1002 ¶ 60. Dr. Raghunathan further explained that a person having at least three years of “academic or industry experience in computer or industry experience in computer hardware and software power management design techniques” would have had additional experience with designing real-world computer hardware and software-based power management systems. Ex. 1102 ¶ 58; Ex. 1002 ¶ 60. In our Decisions on Institution, we adopted Dr. Raghunathan’s proposal with a modification as to the level of education, determining that a person of ordinary skill in the art would have had “at least a B.S. degree in computer science [or other relevant field,] and three years of experience with computer hardware and software power management design techniques.” 1661 Inst. Dec. 7; 1312 Inst. Dec. 7. We stated that we were “not persuaded a person of ordinary skill in the art would have needed an M.S. degree in addition to a B.S. degree if such a person also

had three years of relevant industry experience (e.g., experience with power management techniques).” 1661 Inst. Dec. 7; 1312 Inst. Dec. 7.

When questioned as to whether the level of skill adopted by the Board or the level of skill proposed in his declarations requires more skill, Dr. Raghunathan testified that he could not give an answer with certainty but explained that getting a master’s degree typically requires more years of education than getting a bachelor’s degree. Ex. 2108, 103:14–23, 104:20–25. Dr. Raghunathan also declined to state that any specific individual who has a master’s degree is more skilled than a specific individual who has a bachelor’s degree. Ex. 2108, 101:19–102:9, 104:2–105:8. Thus, contrary to Patent Owner’s assertions, Dr. Raghunathan did not state that a level of skill requiring a B.S. degree might actually require an equivalent or even *higher* level of skill than one requiring an M.S. degree. We also disagree with Patent Owner’s contentions that Dr. Raghunathan misunderstood or disregarded the appropriate legal standard for the level of skill in the art. We have reviewed Dr. Raghunathan’s testimony and determine that Dr. Raghunathan has demonstrated sufficient understanding of the legal standards relating to the level of skill in the art that he applied when rendering his testimony. *See, e.g.*, Ex. 2108, 98:5–106:19; Ex. 1002 ¶¶ 55–60, 62; Ex. 1102 ¶¶ 53–58, 60.

Patent Owner also contends that Dr. Raghunathan’s bias is reflected in lack of clarity and his alleged mischaracterizations of Takahashi and Hu. PO Resp. 49–50 (citing Ex. 2108, 132:25–133:12, 151:10–152:5), 52 (citing Ex. 2108, 137:10–139:5; Ex. 1102 ¶¶ 71–80), 52–53 (citing Ex. 2108, 168:15–169:10, 171:8–18; Ex. 1102 ¶ 100). On this point, we note that Patent Owner was afforded the opportunity to provide contrary expert testimony and to test Dr. Raghunathan’s testimony through



cross-examination, both of which are traditional mechanisms to guard against deceptive testimony and which we are in a position to evaluate. The persuasiveness of Dr. Raghunathan's testimony as to the teachings of the asserted art is considered in our obviousness analysis. *See infra* §§ II.E, II.F; *see also* 1661 Final Dec. §§ II.D.3, II.E.3; 1312 Final Dec. §§ II.D.3, II.E.3.

We have also considered Patent Owner's allegations of "concealment and misdirection" in determining how much weight to accord Dr. Raghunathan's testimony. *See* PO Resp. 43, 50–53; 1312 PO Resp. 43, 50–53. We note that some of the allegedly concealed information was, in fact, disclosed on Dr. Raghunathan's curriculum vitae (CV).<sup>16</sup> For example, Patent Owner asserts "material information left undisclosed" by Dr. Raghunathan includes "[a]t least one former graduate student who subsequently obtained full-time employment with the Petitioner" and "[a]dditional former students who were employed as interns by Petitioner." PO Resp. 51 (citing Ex. 2108, 51:17–21, 56:5–57:23); 1312 PO Resp. 51 (citing same). Dr. Raghunathan's declarations, however, state that "former student advisees have joined teams at Intel." Ex. 1002 ¶ 4; Ex. 1102 ¶ 4.

Patent Owner further alleges that Dr. Raghunathan failed to identify patent application WO 2018/034681, which purportedly is owned by Petitioner and lists Dr. Raghunathan as well as thirteen of Petitioner's employees as coinventors. PO Resp. 52 (citing Ex. 2108, 86:10–22; Ex. 2112); 1312 PO Resp. 52 (citing same). Dr. Raghunathan's CV, however, explicitly states that "[o]nly US patents [are] listed below."

---

<sup>16</sup> As noted by Patent Owner, Petitioner did not attach a copy of Dr. Raghunathan's CV to his declaration submitted in IPR2018-01661 but did attach a copy to his declaration submitted in IPR2018-01312. PO Resp. 45 n.8.

Ex. 1002, 88. We decline to infer that Dr. Raghunathan's failure to include patent application WO 2018/034681 in a list of issued US patents constitutes concealment or misdirection.

Patent Owner further alleges that Dr. Raghunathan failed to disclose "gifts" and other payments by Intel to fund Dr. Raghunathan's research. PO Resp. 51 (citing Ex. 2108, 30:8–15, 36:10–37:11, 38:7–39:17); 1312 PO Resp. 51 (citing same). Some of this funding, which appears to have been provided by Intel to Purdue University and not directly to Dr. Raghunathan, is listed on Dr. Raghunathan's CV. *See* Ex. 2108, 30:8–15; Ex. 1002, 86. Other funding appears to have been provided after Dr. Raghunathan's declarations were signed. *See* Ex. 1002, 85–88; Ex. 2108, 36:10–37:11, 38:7–39:17. As acknowledged by Patent Owner, Dr. Raghunathan's CV does list numerous instances of funding provided directly by Intel to Dr. Raghunathan. *See* PO Resp. 44; Ex. 1002, 85–88.

We have also reviewed the remaining testimony that Patent Owner contends is evidence of Dr. Raghunathan's misdirection and concealment, including Dr. Raghunathan's alleged failure to disclose employment or other funding or gifts from Intel or lack of recollection as to certain matters. *See, e.g.*, PO Resp. 51 (citing Ex. 2108, 28:10–12, 111:4–11, 114:20–115:2), 53 (citing Ex. 2108, 33:7–34:2, 69:9–71:3, 118:5–119:15, 177:7–10); 1312 PO Resp. 51, 53 (citing same). We disagree with Patent Owner's contentions that such testimony is evidence of willful concealment or misdirection.

For example, Patent Owner cites to Dr. Raghunathan's deposition testimony at 111:4–11 and 114:20–115:2 as evidence that Dr. Raghunathan failed to disclose gifts totaling over \$90,000. *See* PO Resp. 51; 1312 PO Resp. 51. However, the testimony at these pages relates to conversations Dr. Raghunathan had with attorneys, not to any funding received from

Petitioner. Ex. 2108, 111:4–11, 114:20–115:2. Patent Owner also cites to Dr. Raghunathan’s deposition testimony at 28:10–12 as evidence that Dr. Raghunathan failed to disclose “his employment by Petitioner for a full year within the last five years.” PO Resp. 51; 1312 PO Resp. 51. However, Dr. Raghunathan did not testify that he was a full-time employee of Petitioner. Rather, Dr. Raghunathan stated he was a technical consultant to Petitioner for approximately twelve months spanning 2015 and 2016. Ex. 2108, 28:10–12. Dr. Raghunathan further explained that this consulting work was part time as his employer, Purdue University, limited the amount of outside consultant work that its faculty may perform to no more than 40 days a year and that his consulting work fell well within those guidelines. *See id.* at 43:17–44:9. Given that Dr. Raghunathan’s curriculum vitae does not detail part time consulting work, and Dr. Raghunathan disclosed his consulting work when asked to describe his relationship with Intel, we do not find the cited testimony to constitute evidence of concealment of misdirection.

Finally, Patent Owner cites to Dr. Raghunathan’s alleged “lack of recollection as to pertinent facts in this case” as evidence of lack of candor. PO Resp. 53; 1312 PO Resp. 53 (citing Ex. 2108, 33:7–34:2, 69:9–71:3, 118:5–119:15, 177:7–10). However, the cited testimony appears to show Dr. Raghunathan provided his recollection of facts known to him at the time of his deposition as opposed to demonstrating a lack of candor.

For the reasons explained above, we find insufficient basis to disregard Dr. Raghunathan’s opinions based solely on Patent Owner’s allegations of bias, concealment, and misdirection; rather, we accord Dr. Raghunathan’s opinions due weight in reaching the determinations made in this Decision.

*I. Constitutional Challenges*

Patent Owner argues that “retroactive application” of *inter partes* review to the ’014 patent “would violate the Due Process Clause of the Fifth Amendment, because the ’014 patent issued and claims inventions that were publicly disclosed under the Patent Act well before the passage or effective date of the Leahy-Smith America Invents Act of 2011.” PO Resp. 54. Patent Owner also argues that “[b]ecause the panel has not yet been appointed by the President and confirmed by the Senate, the challenged claims should not be invalidated.” *Id.* at 56. We decline to consider Patent Owner’s constitutional challenges, as the issues have been addressed in *Celgene Corp. v. Peter*, 931 F.3d 1342 (Fed. Cir. 2019), and *United States v. Arthrex, Inc.*, 141 S. Ct. 1970 (2021).

### III. CONCLUSION<sup>17</sup>

For the foregoing reasons, we determine Petitioner has shown by a preponderance of the evidence that claims 1–5, 12–16, 18, and 20 are unpatentable, summarized in the following tables:

IPR2018-01661:

Claim(s)	35 U.S.C. §	Reference(s)/ Basis	Claims Shown Unpatentable	Claims Not Shown Unpatentable
1–5, 15, 16	103(a)	Takahashi, Hu	1–5, 15, 16	
4, 5, 15, 16	103(a)	Takahashi, Hu, Cohen	4, 5, 15, 16	
<b>Overall Outcome</b>			1–5, 15, 16	

IPR2018-01312:

Claim(s)	35 U.S.C. §	Reference(s)/ Basis	Claims Shown Unpatentable	Claims Not Shown Unpatentable
12–14, 18, 20	103(a)	Takahashi, Hu	12–14, 18, 20	
20	103(a)	Takahashi, Hu, Gunther <sup>18</sup>		
<b>Overall Outcome</b>			12–14, 18, 20	

<sup>17</sup> Should Patent Owner wish to pursue amendment of the challenged claims in a reissue or reexamination proceeding subsequent to the issuance of this decision, we draw Patent Owner’s attention to the April 2019 *Notice Regarding Options for Amendments by Patent Owner Through Reissue or Reexamination During a Pending AIA Trial Proceeding*. See 84 Fed. Reg. 16654 (Apr. 22, 2019). If Patent Owner chooses to file a reissue application or a request for reexamination of the challenged patent, we remind Patent Owner of its continuing obligation to notify the Board of any such related matters in updated mandatory notices. See 37 C.F.R. §§ 42.8(a)(3), (b)(2).

<sup>18</sup> As explained above, in light of our determination that claim 20 is unpatentable for obviousness over Takahashi and Hu, we decline to address this additional ground.

#### IV. ORDER

Accordingly, it is

ORDERED that the Final Written Decisions in IPR2018-01661 and IPR2018-01312 are modified to include this Remand Decision but are not otherwise modified on remand;

FURTHER ORDERED that claims 1–5, 12–16, 18, and 20 of U.S. Patent No. 8,020,014 B2 have been shown to be unpatentable; and

FURTHER ORDERED that, because this is a final written decision, parties to this proceeding seeking judicial review of the decision must comply with the notice and service requirements of 37 C.F.R. § 90.2.

IPR2018-01312, IPR2018-01661  
Patent 8,020,014 B2

FOR PETITIONER:

Donald R. Steinberg  
Dominic E. Massa  
Daniel V. Williams  
WILMER CUTLER PICKERING HALE AND DORR LLP  
Don.Steinberg@wilmerhale.com  
Dominic.Massa@wilmerhale.com  
Daniel.Williams@wilmerhale.com

FOR PATENT OWNER:

Michael R. Fleming  
Benjamin Hattenbach  
Amy E. Proctor  
Kamran Vakili  
IRELL & MANELLA LLP  
mfleming@irell.com  
bhattenbach@irell.com  
aproctor@irell.com  
kvakili@irell.com

**CERTIFICATE OF SERVICE**

The undersigned certifies in accordance with 37 C.F.R. § 42.6(e) that on December 8, 2022, a copy of the foregoing **PATENT OWNER'S NOTICE OF APPEAL TO THE UNITED STATES COURT OF APPEALS FOR THE FEDERAL CIRCUIT** was served via email on the Petitioners at:

Donald R. Steinberg, Reg. No. 37,241  
[Don.Steinberg@wilmerhale.com](mailto:Don.Steinberg@wilmerhale.com)

Dominic E. Massa, Reg. No. 44,905  
[Dominic.Massa@wilmerhale.com](mailto:Dominic.Massa@wilmerhale.com)

Daniel V. Williams, Reg. 45,221  
[Daniel.Williams@wilmerhale.com](mailto:Daniel.Williams@wilmerhale.com)

and via U.S. Mail at the address of record for lead counsel at:

WILMER, CUTLER, PICKERING, HALE AND DORR LLP  
Attn: Donald R. Steinberg  
60 State St..  
Boston, MA 02109

I also certify that in addition to being filed electronically with the Board through its P-TACTS System, the original of the foregoing Notice of Appeal is being served, pursuant to 37 C.F.R. § 104.2, by Express Mail on December 8, 2022, to the USPTO at the following address: Office of the General Counsel, United States Patent and Trademark Office, P.O. Box 1450, Alexandria, Virginia 22313-1450.

I further certify that a copy of the foregoing Notice of Appeal was filed via CM/ECF on December 8, 2022, with the United States Court of Appeals for the Federal Circuit.

*/Susan M. Langworthy/*  
Susan M. Langworthy