

1 ROBERT E. FREITAS (SBN 80948)  
 rfreitas@fawlaw.com  
 2 JASON S. ANGELL (SBN 221607)  
 jangell@fawlaw.com  
 3 JING H. CHERNG (SBN 265017)  
 gcherng@fawlaw.com  
 4 FREITAS ANGELL & WEINBERG LLP  
 350 Marine Parkway, Suite 200  
 5 Redwood Shores, California 94065  
 Telephone: (650) 593-6300  
 6 Facsimile: (650) 593-6301

7 Attorneys for Plaintiff  
 Polaris Innovations Ltd.

8

9

UNITED STATES DISTRICT COURT

10

NORTHERN DISTRICT OF CALIFORNIA

11

12

POLARIS INNOVATIONS LTD., an Ireland limited company,	No.
--	-----

13

Plaintiff,

**COMPLAINT FOR PATENT  
INFRINGEMENT**

14

v.

15

ETRON TECHNOLOGY, INC., a Taiwan corporation, and ETRON TECHNOLOGY AMERICA, INC., a California corporation	<b>DEMAND FOR JURY TRIAL</b>
--	------------------------------

16

17

Defendants.

18

19

20

21

22

23

24

25

26

27

28

1 Polaris Innovations Limited (“Polaris”) files this Complaint against Etron Technology,  
2 Inc. (“Etron”) and Etron Technology America, Inc. (“ETA”), for their infringement of United  
3 States Patents 6,653,882 B2, 6,728,143 B2, 7,532,523 B2, and 7,405,992 B2. Polaris alleges as  
4 follows:

5 **PARTIES**

6 1. Polaris is a limited company organized and existing under the laws of the Republic  
7 of Ireland, with its principal place of business at 29 Earlsfort Terrace, Dublin 2, Republic of  
8 Ireland.

9 2. Etron is a corporation organized and existing under the laws of Taiwan, with its  
10 principal place of business at No. 6, Technology Road 5, Hsinchu Science Park, Hsinchu, Taiwan  
11 30078.

12 3. ETA is a corporation organized and existing under the laws of the State of  
13 California, with its principal place of business at 3375 Scott Blvd, Santa Clara, CA 95054. Upon  
14 information and belief, ETA is a wholly owned subsidiary of Etron.

15 **JURISDICTION**

16 4. Polaris brings this action under the patent laws of the United States, 35 U.S.C. § 1  
17 *et. seq.* This Court has subject matter jurisdiction over this action under 28 U.S.C. §§ 1331,  
18 1332(a)(2), and 1338(a).

19 **VENUE**

20 5. Etron has sold, offered to sell, and used in this District, products that practice or  
21 embody one or more claims of each of the patents in suit, as discussed more fully herein. Etron’s  
22 website describes ETA as one of the “sales offices” in this District from which it sells computer  
23 memory products, including DDR3 synchronous dynamic random access memory (“SDRAM”),  
24 which infringes the patents in suit. ETA’s location in Santa Clara, California is a regular and  
25 established place of business in this District. Venue is proper in this District under 28 U.S.C. §§  
26 1391(c) and 1400(b).

27 **INTRADISTRICT ASSIGNMENT**

28 6. This is an Intellectual Property Action pursuant to Local Rule 3-2(c).

**THE PATENTS IN SUIT**

1  
2           7.       On November 25, 2003, the United States Patent and Trademark Office duly and  
3 legally issued United States Patent No. 6,653,882 B2 (“’882 Patent”), which is entitled “Output  
4 Drivers for IC,” and identifies Arindam Raychaudhuri as the sole inventor. A true and correct  
5 copy of the ’882 Patent is attached hereto as Exhibit A. The ’882 Patent has been assigned to  
6 Plaintiff Polaris. Polaris holds all right, title, and interest in the ’882 Patent, including the right to  
7 collect and receive damages for past, present and future infringement of the ’882 Patent.

8           8.       On April 27, 2004 the United States Patent and Trademark Office duly and legally  
9 issued United States Patent No. 6,728,143 B2 (“the ’143 Patent”), which is entitled “Integrated  
10 Memory,” and identifies Robert Feurle as the sole inventor. A true and correct copy of the ’143  
11 Patent is attached hereto as Exhibit B. The ’143 Patent has been assigned to Plaintiff Polaris.  
12 Polaris holds all right, title, and interest in the ’143 Patent, including the right to collect and  
13 receive damages for past, present and future infringement of the ’143 Patent.

14           9.       On May 12, 2009 the United States Patent and Trademark Office duly and legally  
15 issued United States Patent No. 7,532,523 B2 (“the ’523 Patent”), which is entitled “Memory  
16 Chip With Settable Termination Resistance Circuit,” and identifies Georg Braun, Christian Weis,  
17 and Eckehard Plaettner as inventors. A true and correct copy of the ’523 Patent is attached hereto  
18 as Exhibit C. The ’523 Patent has been assigned to Plaintiff Polaris. Polaris holds all right, title,  
19 and interest in the ’523 Patent, including the right to collect and receive damages for past, present  
20 and future infringement of the ’523 Patent.

21           10.      On July 29, 2008 the United States Patent and Trademark Office duly and legally  
22 issued United States Patent No. 7,405,992 B2 (“the ’992 Patent”), which is entitled “Method and  
23 Apparatus For Communicating Command And Address Signals” and identifies Jong-Hoon Oh as  
24 the sole inventor. A true and correct copy of the ’992 Patent is attached hereto as Exhibit D.  
25 The ’992 Patent has been assigned to Plaintiff Polaris. Polaris holds all right, title, and interest in  
26 the ’992 Patent, including the right to collect and receive damages for past, present and future  
27 infringement of the ’992 Patent.

28

1           11.     The '882 Patent discloses inventions related to integrated circuit devices including,  
2 for example, SDRAM devices used in personal computer systems, among other products. The  
3 inventions of the '882 Patent generally are directed to a novel output driver circuit that improves  
4 data transfer speeds from an integrated circuit to other circuits in a computer system. The '143  
5 Patent discloses inventions related to integrated memory devices such as SDRAM that can be  
6 used in personal computer systems and other products. The inventions of the '143 Patent  
7 generally are directed to improving memory access times, and thus the operating speed of a  
8 memory device, by employing a novel control circuit for performing memory accesses. The '523  
9 Patent discloses inventions related to integrated memory devices such as SDRAM that can be  
10 used in personal computer systems and other products. The inventions of the '523 Patent  
11 generally are directed to a novel memory chip that optimally sets terminations at a terminal of the  
12 memory chip by variably setting the terminations in accordance with the claims of the '523  
13 Patent. The '992 Patent discloses inventions related to integrated circuits devices, including, for  
14 example, SDRAM devices used in personal computer systems, among other products. The  
15 inventions of the '992 Patent generally are directed at a novel device that utilizes pins that are  
16 capable of carrying both command and address signals.

17           12.     The usefulness and value of the patents in suit has been acknowledged by various  
18 companies engaged in the design, manufacture, and sale of SDRAM devices. Polaris has widely  
19 licensed the patents in suit to numerous SDRAM manufacturers, among others, some of which  
20 compete with Etron for sales of SDRAM devices.

21           13.     Etron designs, and sells throughout the world, including in the United States,  
22 SDRAM products such as those described herein. On information and belief, Etron sells its  
23 infringing SDRAM products to customers in the United States, either directly or through ETA, its  
24 United States sales subsidiary. On information and belief, from its offices in Santa Clara and  
25 elsewhere, ETA sells to customers in the United States products that infringe the '882, '143, '523,  
26 and '992 Patents.

27           14.     Polaris has offered to license at least 3 of the patents in suit to Etron. Polaris has  
28 engaged in numerous discussions with Etron, through correspondence and in person and

1 telephonic meetings spanning several months, but Etron has not agreed to license the patents in  
2 suit despite several good-faith offers from Polaris. Polaris has therefore been compelled to file  
3 this suit to protect its rights.

4 **FIRST CLAIM FOR RELIEF**

5 **Infringement of U.S. Patent No. 6,653,882**

6 15. Polaris realleges and incorporates by reference the allegations of paragraphs 1-14,  
7 inclusive, as if set forth in full herein.

8 16. Etron and ETA have infringed, and continue to infringe, at least claims 1 and 4 of  
9 the '882 Patent. Etron and ETA use, sell, or offer to sell in the United States, products, such as  
10 DDR3L SDRAM, including EM6HE08EW8C DDR3L SDRAM ("Etron DDR3 SDRAM"), that  
11 meet each and every limitation of claim 1.

12 17. Claim 1 of the '882 Patent is directed to an output driver for an integrated circuit.  
13 The output driver comprises:

- 14 a. a driver circuit for driving an external circuit, the driver circuit having:
- 15 i. a data input connected to the integrated circuit;
- 16 ii. a data output connected to a transmission line leading to the  
17 external circuit;
- 18 iii. and an impedance adjusting means for adjusting the output  
19 impedance of the driver circuit according to impedance adjusting data;
- 20 b. a dummy circuit comprising a dummy driver circuit and a dummy  
21 transmission line, the dummy driver circuit and the dummy transmission line being  
22 electrical replicas of the driver circuit and the transmission line, respectively;
- 23 c. and an impedance control circuit for controlling the output impedance of  
24 the driver circuit, the impedance control circuit being connected to the dummy  
25 circuit and the impedance adjusting means,
- 26 i. wherein the impedance control circuit is configured to  
27 control the impedance of the driver circuit by determining the  
28 impedance adjusting data necessary for matching the output impedance

1 of the dummy driver circuit to the impedance of the dummy  
2 transmission line and outputting the determined impedance adjusting  
3 data to the impedance adjusting means of the driver circuit, wherein the  
4 dummy driver circuit is a scaled down replica of the driver circuit.

5 18. The Etron DDR3 SDRAM meets each and every limitation of claim 1. For  
6 example, the Etron DDR3 SDRAM is an integrated circuit that contains an output driver for  
7 driving an external circuit. The output driver of the Etron DDR3 SDRAM includes a driver  
8 circuit, for example, a DQ Buffer, having a data input connected to the integrated circuit and a  
9 data output connected to a transmission line leading to the external circuit.

10 19. The Etron DDR3 SDRAM is capable of adjusting the output impedance of the  
11 driver circuit, and does so through an impedance adjusting means for adjusting the output  
12 impedance of the driver circuit according to impedance adjusting data. For example, the Etron  
13 DDR3 SDRAM adjusts the output impedance of the driver circuit using pull-up and pull-down  
14 resistors. The Etron DDR3 SDRAM also contains a dummy circuit comprising a dummy driver  
15 circuit and a dummy transmission line, the dummy driver circuit and the dummy transmission line  
16 are electrical replicas of the driver circuit and the transmission line, for example including the ZQ  
17 Cal module and the RZQ reference resistor of the Etron DDR3 SDRAM, respectively.

18 20. The Etron DDR3 SDRAM also contains an impedance control circuit for  
19 controlling the output impedance of the driver circuit, the impedance control circuit being  
20 connected to the dummy circuit and the impedance adjusting means. For example, the Etron  
21 DDR3 SDRAM uses the ZQ Calibration command to calibrate DRAM Ron values, corresponding  
22 to the output impedance of the driver circuit. The Etron DDR3 SDRAM further transfers  
23 calibrated values from the calibration engine to DRAM IO.

24 21. The Etron DDR3 SDRAM's use of ZQ Calibration indicates that the impedance  
25 control circuit of the Etron DDR3 SDRAM is configured to control the impedance of the driver  
26 circuit by determining the impedance adjusting data necessary for matching the output impedance  
27 of the dummy driver circuit to the impedance of the dummy transmission line and outputting the  
28 determined impedance adjusting data to the impedance adjusting means of the driver circuit. For

1 example, the Etron DDR3 SDRAM uses the ZQ Calibration command to calibrate DRAM Ron  
2 values, corresponding to the output impedance of the driver circuit. The Etron DDR3 SDRAM  
3 further transfers calibrated values from the calibration engine to DRAM IO. The dummy driver  
4 circuit is a scaled down replica of the driver circuit.

5 22. Claim 4 of the '882 patent depends on claim 1, and claims "The output driver  
6 according to claim 1, wherein the driver circuit is a push-pull on-chip current driver." The driver  
7 circuit of the Etron DDR3 SDRAM is a push-pull on-chip current driver.

8 23. Upon information and belief, other Etron products similarly infringe one or more  
9 claims of the '882 Patent. The specific part numbers of all Etron products that practice one or  
10 more claims of the '882 Patent are not presently known to Polaris. Polaris accuses of  
11 infringement all Etron products that contain features and functions similar to those described  
12 above that practice one or more claims of the '882 Patent.

13 24. Defendants have had notice of the '882 Patent and of their infringement of the  
14 '882 Patent for more than one year. Before initiating litigation, Polaris made substantial efforts to  
15 license Defendants' use of the inventions claimed in the '882 Patent, expecting that Defendants  
16 would engage in good faith licensing discussions. Defendants have refused to license the '882  
17 Patent, and continue to infringe one or more claims of the '882 Patent despite being aware of their  
18 infringement of the '882 Patent on the basis of claim charts provided by Polaris. Defendants'  
19 infringement of the '882 Patent has therefore been, and continues to be, willful, deliberate, and  
20 egregious, and has caused and continues to cause substantial damage to Polaris.

## 21 **SECOND CLAIM FOR RELIEF**

### 22 **Infringement of U.S. Patent No. 6,728,143**

23 25. Polaris realleges and incorporates by reference the allegations of paragraphs 1-14,  
24 inclusive, as if set forth in full herein.

25 26. Etron and ETA have infringed, and continue to infringe, at least claims 1 and 2 of  
26 the '143 patent. Etron and ETA use, sell, or offer to sell in the United States, products, such as  
27 Etron DDR3 SDRAM that meet each and every limitation of claim 1.  
28

1           27. Claim 1 of the '143 Patent is directed to an integrated memory. The integrated  
2 memory comprises:

- 3                   a. a memory cell array having memory cells;
- 4                   b. a control circuit for controlling a memory access selected from the group  
5 consisting of a read memory access for reading out a data signal from one  
6 of said memory cells and a write memory access for writing a data signal  
7 into one of said memory cells;
- 8                   c. for performing the memory access, said control circuit designed for  
9 receiving an access command selected from the group consisting of an  
10 activation command, a read command, and a write command;
- 11                   d. for performing the memory access, said control circuit designed for  
12 receiving a configuration value in a combined manner with the access  
13 command; and
- 14                   e. the configuration value being selected from the group consisting of a CAS  
15 latency value and a value for specifying a burst access.

16           28. Etron DDR3 SDRAM contains a memory cell array having memory cells. The  
17 Etron DDR3 SDRAM contains a control circuit for controlling read and write memory accesses,  
18 for example the command decoder, column counter, mode register, and control signal generator  
19 modules of the Etron DDR3 SDRAM. The control circuit of the Etron DDR3 SDRAM is  
20 designed to receive access commands in the form of activation commands, read commands (e.g.,  
21 BC4, BL8), and write commands (e.g., BC4, BL8). The control circuit is further designed to  
22 receive a configuration value in a combined manner with the access command, e.g., BC# values.  
23 The BC# configuration value received by the Etron DDR3 SDRAM is, for example, a value for  
24 specifying a burst access.

25           29. Claim 2 of the '143 Patent is dependent upon Claim 1, and claims "The integrated  
26 memory according to claim 1, wherein: said control circuit is designed to receive a multi-bit  
27 signal that includes the access command and the configuration value."  
28



1 30. The control circuit of the Etron DDR3 SDRAM is designed to receive a multi-bit  
 2 signal that includes the access command and the configuration value, including bits for CS#,  
 3 RAS#, CAS#, WE#, A12/BC#.

4 31. Upon information and belief, other Etron products similarly infringe one or more  
 5 claims of the '143 Patent. The specific part numbers of all Etron products that practice one or  
 6 more claims of the '143 Patent are not presently known to Polaris. Polaris accuses of  
 7 infringement all Etron products that contain features and functions similar to those described  
 8 above that practice one or more claims of the '143 Patent.

9 32. Defendants have had notice of the '143 Patent and of their infringement of the  
 10 '143 Patent for more than one year. Before initiating litigation, Polaris made substantial efforts to  
 11 license Defendants' use of the inventions claimed in the '143 Patent, expecting that Defendants  
 12 would engage in good faith licensing discussions. Defendants have refused to license the '143  
 13 Patent, and continue to infringe one or more claims of the '143 Patent despite being aware of their  
 14 infringement of the '143 Patent on the basis of claim charts provided by Polaris. Defendants'  
 15 infringement of the '143 Patent has therefore been, and continues to be, willful, deliberate, and  
 16 egregious, and has caused and continues to cause substantial damage to Polaris.

17 **THIRD CLAIM FOR RELIEF**

18 **Infringement of U.S. Patent No. 7,532,523**

19 33. Polaris realleges and incorporates by reference the allegations of paragraphs 1-14,  
 20 inclusive, as if set forth in full herein.

21 34. Etron and ETA have infringed, and continue to infringe, at least claims 1 and 2 of  
 22 the '523 patent. Etron and ETA use, sell, or offer to sell in the United States, products, such as  
 23 Etron DDR3 SDRAM that meet each and every limitation of claim 1.

24 35. Claim 1 of the '523 Patent is directed to memory chip. The memory chip  
 25 comprises

- 26 a. a terminal;
- 27 b. a termination circuit coupled to the terminal and configured to terminate
- 28 the terminal according to a settable resistance value;

- 1 c. a control command port for receiving a control command signal for  
2 affecting accessibility of the memory chip;
- 3 d. a control circuit connected to the termination circuit and configured to set  
4 the resistance value as a function of the received control command signal;  
5 and
- 6 e. a termination port to receive a termination signal, wherein the control  
7 circuit is configured to selectively terminate the terminal with the set  
8 resistance value in response to the termination signal,
- 9 f. wherein the control circuit, as a function of the termination signal,  
10 selectively performs one of: (i) terminates the terminal with the set  
11 resistance value after a first time delay; and (ii) does not terminate the  
12 terminal in accordance with a second time delay, the first time delay being  
13 sufficiently long to set the resistance value.

14 36. Etron DDR3 SDRAM contains a terminal, for example, the DQ0 pin. The Etron  
15 DDR3 SDRAM contains a termination circuit coupled to the terminal and configured to terminate  
16 the terminal according to a settable resistance value. The DQ0 pin is coupled to the DQ Buffer,  
17 which is configured to terminate the terminal according to a settable resistance value, such as  
18 RZQ/4 or RZQ/2. The Etron DDR3 SDRAM contains a control command port, for example in  
19 the command decoder, for receiving a control command signal for affecting accessibility of the  
20 memory chip, for example, the Mode Register Set signals. The Etron DDR3 SDRAM contains a  
21 control circuit, such as the control signal generator, mode register, and ZQ CAL modules, that is  
22 connected to the termination circuit. The control circuit is configured to set the resistance value  
23 as a function of the received control command signal, for example, resistance values such as  
24 RZQ/4 or RZQ/2. The Etron DDR3 SDRAM further contains a termination port, such as an ODT  
25 pin, to receive a termination signal. The control circuit is configured to selectively terminate the  
26 terminal with the set resistance value, e.g., RTT\_NOM, in response to the termination signal.  
27 Furthermore, the control circuit of the Etron DDR3 SDRAM, as a function of the termination  
28 signal, selectively performs one of: (i) terminates the terminal with the set resistance value (e.g.,

1 RTT\_NOM) after a first time delay (e.g., ODTLon); and (ii) does not terminate the terminal in  
2 accordance with a second time delay (ODTLoFF), the first time delay being sufficiently long to set  
3 the resistance value (e.g., ODTLon = CWL + AL - 2).

4 37. Claim 2 of the '523 Patent is dependent upon Claim 1, and claims "The memory  
5 chip of claim 1, wherein the control circuit is configured such that, as a function of the received  
6 control command signal, the resistance value is set to a first resistance value after a first  
7 predetermined switchover time and is set to a second resistance value after a second  
8 predetermined switchover time."

9 38. The Etron DDR3 SDRAM is configured such that, as a function of the received  
10 control command signal, the resistance value is set to a first resistance value (e.g., RTT\_WR)  
11 after a first predetermined switchover time (e.g., ODTLon) and is set to a second resistance value  
12 (e.g., RTT\_NOM) after a second predetermined switchover time (e.g., ODTLoFF).

13 39. Upon information and belief, other Etron products similarly infringe one or more  
14 claims of the '523 Patent. The specific part numbers of all Etron products that practice one or  
15 more claims of the '523 Patent are not presently known to Polaris. Polaris accuses of  
16 infringement all Etron products that contain features and functions similar to those described  
17 above that practice one or more claims of the '523 Patent.

18 40. Defendants have had notice of the '523 Patent and of their infringement of the  
19 '523 Patent for more than one year. Before initiating litigation, Polaris made substantial efforts to  
20 license Defendants' use of the inventions claimed in the '523 Patent, expecting that Defendants  
21 would engage in good faith licensing discussions. Defendants have refused to license the '523  
22 Patent, and they continue to infringe one or more claims of the '523 Patent despite being aware of  
23 its infringement of the '523 Patent on the basis of claim charts provided by Polaris. Defendants'  
24 infringement of the '523 Patent has therefore been, and continues to be, willful, deliberate, and  
25 egregious, and has caused and continues to cause substantial damage to Polaris.

#### 26 **FOURTH CLAIM FOR RELIEF**

#### 27 **Infringement of U.S. Patent No. 7,405,992**

28 41. Polaris realleges and incorporates by reference the allegations of paragraphs 1-14,

1 inclusive, as if set forth in full herein.

2 42. Etron and ETA have infringed, and continue to infringe, at least claims 1 and 2 of  
3 the '992 patent. Etron and ETA use, sell, or offer to sell in the United States, products, such as  
4 the Etron EM6KA32HVAFA LPDDR2 SDRAM product ("Etron LPDDR2 SDRAM") that meet  
5 each and every limitation of claims 1 and 2.

6 43. Claim 1 of the '992 Patent claims a device, comprising:

- 7 a. a command bus interface comprising one or more command pins dedicated  
8 to receiving command inputs and one or more shared pins for selectively  
9 receiving address inputs and command inputs; and  
10 b. an address bus interface comprising one or more address pins dedicated to  
11 receiving address inputs and one or more shared pins for selectively  
12 receiving address inputs and command inputs.

13 44. The Etron LPDDR2 SDRAM contains a command bus interface, for example,  
14 CKE, CS\_N, CA0 and CA1 pins. The command bus interface comprises one or more command  
15 pins dedicated to receiving command inputs, for example the CKE and CS\_N pins. The  
16 command bus interface also comprises one or more shared pins for selectively receiving address  
17 inputs and command inputs, for example the CA0 and CA1 pins.

18 45. The Etron LPDDR2 SDRAM contains an address bus interface, for example, CA2  
19 – CA9 pins. The command bus interface comprises one or more command pins dedicated to  
20 receiving command inputs, for example the CA5 – CA9 pins. The address bus interface also  
21 comprises one or more shared pins for selectively receiving address inputs and command inputs,  
22 for example the CA2 – CA5 pins.

23 46. Claim 2 of the '992 Patent depends upon Claim 1, and claims "The device of claim  
24 1, wherein the one or more shared pins of the address bus interface are communicatively coupled  
25 to an address decoder and a mode register." The shared pins of the address bus of the Etron  
26 LPDDR2 SDRAM (e.g., CA2, and CA3 pins) are communicatively coupled to an address decoder  
27 (e.g., through row address activation commands) and a mode register (e.g., through MRR  
28 commands)

1 47. Upon information and belief, other Etron products similarly infringe one or more  
2 claims of the '992 Patent. The specific part numbers of all Etron products that practice one or  
3 more claims of the '992 Patent are not presently known to Polaris. Polaris accuses of  
4 infringement all Etron products that contain features and functions similar to those described  
5 above that practice one or more claims of the '992 Patent.

6 WHEREFORE, Polaris prays that judgment be entered in its favor and against Etron and  
7 ETA as follows:

- 8 a. For damages in an amount according to proof, but no less than a reasonable royalty  
9 for infringement of the patents in suit;
- 10 d. For enhanced damages pursuant to 35 U.S.C. § 284;
- 11 e. For prejudgment and post-judgment interest as provided by law;
- 12 e. For costs of suit and reasonable attorneys' fees incurred herein; and
- 13 f. For such other relief as the Court deems proper.
- 14

15 Dated: November 10, 2017

16 ROBERT E. FREITAS  
17 JASON S. ANGELL  
18 JING H. CHERNG  
19 FREITAS ANGELL & WEINBERG LLP

20 /s/ Jason S. Angell

21 Jason S. Angell  
22 Attorneys for Plaintiff  
23 Polaris Innovations Ltd.

24  
25  
26  
27  
28

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28

**DEMAND FOR JURY TRIAL**

Pursuant to Rule 38 of the Federal Rules of Civil Procedure, Polaris demands a trial by jury on all issues so triable.

Dated: November 10, 2017

ROBERT E. FREITAS  
JASON S. ANGELL  
JING H. CHERNG  
FREITAS ANGELL & WEINBERG LLP

/s/ Jason S. Angell  
Jason S. Angell  
Attorneys for Plaintiff  
Polaris Innovations Ltd.