

1 Jill M. Manning (SBN 178849)  
2 **STEYER LOWENTHAL BOODROOKAS**  
3 **ALVAREZ & SMITH LLP**  
4 One California Street, Suite 300  
5 San Francisco, CA 94111  
6 Telephone: (415) 421-3400  
7 Facsimile: (415) 421-2234  
8 jmanning@steyerlaw.com

9 Christopher M. Faucett  
10 Matthew J.M. Prebeg  
11 **PREBEG, FAUCETT & ABBOTT PLLC**  
12 8441 Gulf Freeway, Suite 307  
13 Houston, Texas 77017  
14 Telephone: (832) 742-9260  
15 Facsimile: (832) 742-9261  
16 cfaucett@pfalawfirm.com  
17 mprebeg@pfalaw.com

18 Attorneys for Plaintiff  
19 Dr. Uri Cohen

Bradley W. Caldwell  
Jason D. Cassady  
John Austin Curry  
Christopher S. Stewart  
**CALDWELL CASSADY & CURRY**  
2101 Cedar Springs Road, Suite 1000  
Dallas, Texas 75201  
Telephone: (214) 888-4848  
Facsimile: (214) 888-4849  
bcaldwell@caldwellcc.com  
jcassady@caldwellcc.com  
acurry@caldwellcc.com  
cstewart@caldwellcc.com

14 **UNITED STATES DISTRICT COURT**  
15 **NORTHERN DISTRICT OF CALIFORNIA**

17 DR. URI COHEN

18 Plaintiff,

19 v.

20 TAIWAN SEMICONDUCTOR  
21 MANUFACTURING COMPANY, LTD.,  
22 HUAWEI DEVICE USA, INC., HUAWEI  
23 DEVICE (DONGGUAN) CO., LTD.,  
24 HUAWEI DEVICE CO., LTD. AND  
25 HISILICON TECHNOLOGIES CO., LTD.

26 Defendants.

CASE NO. 3:17-cv-06451-SK

**PLAINTIFF'S SECOND AMENDED  
COMPLAINT**

**DEMAND FOR JURY TRIAL**

1 Dr. Uri Cohen brings this action against Taiwan Semiconductor Manufacturing Company,  
2 Ltd., TSMC North America Corp., Huawei Device USA, Inc., Huawei Device (Dongguan) Co.,  
3 Ltd., Huawei Device Co., Ltd. and HiSilicon Technologies Co., Ltd. (collectively, “Huawei”),  
4 and alleges as follows:<sup>1</sup>

5 **THE PARTIES**

6 1. Plaintiff Dr. Uri Cohen (“Plaintiff” or “Dr. Cohen”) is a United States citizen,  
7 with a residence of 4147 Dake Ave., Palo Alto, CA 94306.

8 2. Defendant Taiwan Semiconductor Manufacturing Company Ltd. is a Taiwanese  
9 corporation and is headquartered at No. 8, Li-Hsin Rd. VI, Hsinchu, Taiwan 300, R.O.C., and  
10 has as its wholly owned U.S. subsidiary Defendant TSMC North America Corp., headquartered  
11 at 2585 Junction Avenue, San Jose, California 95134 (collectively, “TSMC”).

12 3. Defendant Huawei Device USA, Inc. (“Huawei USA”) is a Texas corporation  
13 with its principal place of business in Plano, Texas. Huawei USA distributes, markets, and sells  
14 mobile devices, including smartphones in the United States.

15 4. Defendant Huawei Device (Dongguan) Co., Ltd. (“Huawei Dongguan”) is a  
16 Chinese company with a principal place of business at Building A, Cloud Park, Huacheng Road,  
17 Bantian, Longgang District, Shenzhen 518054, China. Huawei Dongguan is involved in the  
18 design, manufacture, and sale of mobile devices.

19 5. Defendant Huawei Device Co., Ltd. (“Huawei Device”) is a Chinese company  
20 with a principal place of business at 8 Shitou Road, North Area, Shenzhen, 518129, China.  
21 Huawei Device is involved in the design, manufacture, and sale of mobile devices. Huawei  
22 Device’s subsidiaries in the United States include Huawei Device USA, Inc.

23 6. Defendant HiSilicon Technologies Co., Ltd. (“HiSilicon”) is a Chinese company  
24 with its principal place of business in Bantian, Longgang District, Shenzhen, People’s Republic  
25

---

26 <sup>1</sup> Except where otherwise noted or apparent from context, any allegation against “Defendants,”  
27 “TSMC,” or “Huawei,” is an allegation directed to every defendant subsumed within that name.

1 of China. On information and belief, HiSilicon is a subsidiary of Huawei China, and has a design  
2 division in Silicon Valley, U.S.A.

3 **JURISDICTION AND VENUE**

4 7. This action arises under the patent laws of the United States, Title 35 United  
5 States Code, particularly §§ 271 and 281. This Court has jurisdiction over these claims for patent  
6 infringement under 28 U.S.C. §§ 1331 and 1338(a).

7 8. Personal jurisdiction exists generally over TSMC and the Huawei entities because  
8 those companies have sufficient minimum contacts with the forum as a result of business  
9 conducted within the State of California and within the Northern District of California.

10 9. Venue is proper in this Court under Title 28 United States Code §§ 1391(b) and  
11 (c) and 1400(b) at least because TSMC and various of the Huawei entities are foreign  
12 corporations and subject to personal jurisdiction in this district and have regularly conducted  
13 business in this district, and because certain of the acts complained of herein occurred in this  
14 district. Venue is also proper as each of the Defendants have consented to venue in this district.

15 **THE PATENTS**

16 10. On February 11, 2003, U.S. Patent No. 6,518,668 entitled “Multiple Seed Layers  
17 for Metallic Interconnects” (“the ’668 patent”) was duly and legally issued. A true and correct  
18 copy of the ’668 patent is attached as Exhibit 1.

19 11. Pursuant to 35 U.S.C. § 282, the ’668 patent is presumed valid.

20 12. Dr. Cohen is the owner of the entire right, title, and interest in the ’668 patent,  
21 including the right to sue and collect damages for past, present, and future infringement (to the  
22 extent those remedies are available to him).

23 13. On August 2, 2005, U.S. Patent No. 6,924,226 entitled “Methods for Making  
24 Multiple Seed Layers for Metallic Interconnects” (“the ’226 patent”) was duly and legally  
25 issued. A true and correct copy of the ’226 patent is attached as Exhibit 2.

26 14. Pursuant to 35 U.S.C. § 282, the ’226 patent is presumed valid.

1           15. Dr. Cohen is the owner of the entire right, title, and interest in the '226 patent,  
2 including the right to sue and collect damages for past, present, and future infringement (to the  
3 extent those remedies are available to him).

4           16. On April 3, 2007, U.S. Patent No. 7,199,052 entitled "Seed Layers for Metallic  
5 Interconnects" ("the '052 patent,") was duly and legally issued. A true and correct copy of the  
6 '052 patent is attached as Exhibit 3.

7           17. Pursuant to 35 U.S.C. § 282, the '052 patent is presumed valid.

8           18. Dr. Cohen is the owner of the entire right, title, and interest in the '052 patent,  
9 including the right to sue and collect damages for past, present, and future infringement (to the  
10 extent those remedies are available to him).

11           19. On October 16, 2007, U.S. Patent No. 7,282,445 entitled "Multiple Seed Layers  
12 for Interconnects" ("the '445 patent,") was duly and legally issued. A true and correct copy of  
13 the '445 patent is attached as Exhibit 4.

14           20. Pursuant to 35 U.S.C. § 282, the '445 patent is presumed valid.

15           21. Dr. Cohen is the owner of the entire right, title, and interest in the '445 patent,  
16 including the right to sue and collect damages for past, present, and future infringement (to the  
17 extent those remedies are available to him).

18           22. The '668 patent, '226 patent, '052 patent, and '445 patent will hereinafter be  
19 referred to collectively as the "patents-in-suit."

20           23. To the extent required, Dr. Cohen has complied with the marking provisions of  
21 35 U.S.C. § 287 and is thus entitled to past damages.

22                           **DR. COHEN'S PRIOR COMMUNICATIONS WITH TSMC**

23           24. Dr. Cohen was first introduced to TSMC in October 2000. After getting in touch  
24 with Mr. Henry Lo of TSMC in Taiwan, Dr. Cohen was invited by TSMC to present his Seed  
25 Layers technologies to TSMC in Hsinchu, Taiwan. Dr. Cohen provided TSMC a presentation  
26 of his technologies on April 10, 2001. Among other things, Dr. Cohen explained to TSMC how  
27 it could use a chemical vapor deposition ("CVD") seed layer followed by a physical vapor  
28

1 deposition (“PVD”) seed layer over a barrier layer to enable reliable void-free electrofill of  
2 openings narrower than 0.10 micron for TSMC’s current and future generations of  
3 interconnects.

4 25. After the meeting in Hsinchu in April 2001, Dr. Cohen followed up a number of  
5 times with TSMC in subsequent months. Ultimately, TSMC declined at that time to collaborate  
6 with Dr. Cohen, or take a license to Dr. Cohen’s patent-pending technologies.

7 26. In 2003, Dr. Cohen reached out again to TSMC, getting in touch with Dr. Rick  
8 Tsai, the president of TSMC at that time. Dr. Cohen had several communications with Dr. Tsai  
9 in which Dr. Cohen suggested to TSMC that it take a license to what Dr. Cohen referred to as  
10 his “Seed Layer Portfolio,” and indicated that several patents had issued, including U.S. Patent  
11 No. 6,518,668 and a Taiwanese counterpart. Dr. Cohen explained to TSMC, among other things  
12 and as he had done before, that as geometries of semiconductor chips become smaller, Dr.  
13 Cohen’s patented technology would become more relevant to TSMC’s chip designs and  
14 methods of fabrication. Once again, TSMC declined to take a license to Dr. Cohen’s patents.

15 27. On July 23, 2004, Dr. Cohen (through his counsel) sent a letter to Dr. Richard  
16 Thurston, TSMC’s then-Vice President and General Counsel, drawing TSMC’s attention once  
17 again to the ’668 patent, among others, and providing TSMC a copy of the ’668 patent. Included  
18 with that letter, Dr. Cohen provided TSMC a general description of the patented technology and  
19 patents pending in Dr. Cohen’s Seed Layer Portfolio.

20 28. Dr. Cohen also provided TSMC with claim charts explaining the manner in which  
21 certain of Dr. Cohen’s claims would be infringed by specific forms of interconnects, including  
22 representative claim charts for the ’668 patent. Having received no reply from Dr. Thurston,  
23 on October 12, 2004 Dr. Cohen sent another letter to Dr. Thurston, in which he strongly  
24 recommended that TSMC consider taking a license to Dr. Cohen’s patents. He urged that even  
25 if TSMC did not yet use Dr. Cohen’s patented technology, it soon likely would as its technology  
26 nodes moved to smaller geometries.

1           29.    Thereafter, from 2004 through 2007, Dr. Cohen’s counsel communicated with  
2 TSMC on numerous occasions concerning Dr. Cohen’s patented technology.

3           30.    For example, on May 1, 2006, Dr. Cohen’s counsel sent a letter to Steven Slater,  
4 Esq., TSMC’s outside counsel with the law firm Slater & Matsil, LLP, drawing TSMC’s  
5 attention to the ’226 patent, among others, and providing TSMC a copy of the ’226 patent and  
6 explaining how TSMC would infringe the ’226 patent if it employed certain processing  
7 methods.

8           31.    That letter also identified to TSMC Dr. Cohen’s U.S. Application No. 2007-  
9 0117379, which subsequently matured into the ’052 patent.

10          32.    TSMC denied again that it was infringing any of Dr. Cohen’s patents, and in a  
11 letter dated October 6, 2006, explained:

12                   We would like to leave the door open to licensing Dr. Cohen’s patents in the future,  
13                   should TSMC elect to adopt multiple layer seed processes that are relevant to Dr.  
14                   Cohen’s patent claims, but TSMC is not using such technology at the present time  
                    and has no current plans to do so.

15          33.    In a letter dated June 29, 2007, Dr. Cohen’s counsel directed TSMC’s attention  
16 to, among others, claims 10, 17, 18, 26, 33, 34, 53, and 58, of the ’052 patent.

17          34.    As further evidence that TSMC has been well aware of Dr. Cohen’s patented  
18 technology, TSMC has referenced Dr. Cohen’s ’668 patent in no less than 15 of its own patents  
19 and patent applications, including U.S. Patent Nos. 6806192, 6943111, 7067409, 7215024,  
20 7265038, 7378744, 8277619, and U.S. Patent Applications Nos. 20040147104, 20040157431,  
21 20050029665, 20050110147, 20050250320, 20050263902, 20060216916, and 20070010080.

22                   **BACKGROUND FACTS CONCERNING ACCUSED PRODUCTS**

23          35.    All preceding paragraphs are incorporated by reference as if fully set forth herein.

24          36.    An integrated circuit is a set of electronic circuits integrated on semiconductor  
25 material, which is most often silicon. These are often referred to as “semiconductor devices”  
26 or “semiconductor chips.” These semiconductor chips are used in electronics, computers, and  
27 smartphones, among other devices.

1           37. TSMC fabricates integrated circuits for a number of companies using its 20 and  
2 16 nanometer node finFET process.

3           38. For example, TSMC fabricates the HiSilicon Kirin 950 and 955 chips (16nm) for  
4 Huawei for use in at least the Huawei P9 and Huawei Honor 8 Smartphones (the “Huawei  
5 Chips”).

6           39. TSMC also fabricates the Apple A8 (20nm), Apple A9 (16nm), and Apple A10  
7 (16nm) Applications Processors (and their variants, including the A8X and the A9X) for Apple  
8 (the “Apple Chips”).<sup>2</sup>

9           40. TSMC similarly fabricates modems, CPUs, GPUs, FPGAs, and other chips for  
10 numerous other companies using its 16 and 20 nanometer finFET process (the “Other 16nm and  
11 20nm Chips”).

12           41. Though TSMC does not publicly disclose all of its customers for its 16nm and  
13 20nm node processes, on information and belief the Other 16nm and 20nm Chips are  
14 functionally identical to the Huawei Chips and the Apple Chips for purposes of this Complaint,  
15 are fabricated by TSMC using the same fabrication method, and have the same relevant  
16 structures.

17           42. For example, Dr. Cohen’s reverse engineering analysis of the Apple Chips and  
18 the Huawei Chips (discussed further below) has revealed that those chips, fabricated at the same  
19 or similar nodes, contain the same relevant structures for purposes of this Complaint (including  
20 at least the metal layers).

21           43. Dr. Cohen’s reverse engineering analysis of additional chips manufactured using  
22 TSMC’s 16nm or 20nm nodes has revealed that those chips too contain the same relevant  
23 structures for purposes of this Complaint.

24  
25  
26

---

27 <sup>2</sup> The Apple Chips are incorporated into the Apple iPhone 6 and iPhone 7 generation smart  
28 phones and tablets.

1 44. TSMC's 16 nanometer node interconnect technology is in all relevant ways  
2 identical to its 20 nanometer node interconnect technology, as they both share the same metal  
3 backend process.<sup>3</sup>

4 45. On information and belief, it is industry practice that when a large chip fabricator  
5 like TSMC adopts a certain process for a specific node (such as a process for applying seed layers  
6 for metallic interconnects), it uses that same process for all chips fabricated at that same node.

7 46. Therefore, on information and belief, all Other 16nm and 20nm Node Chips have  
8 identical relevant structures for purposes of this Complaint.

9 47. Hereinafter, the Huawei Chips, Apple Chips, and Other 16nm and 20nm Chips  
10 will be referred to collectively as the "Accused Chips."

11 48. The Accused Chips comprise integrated circuits that comprise multiple-seed-  
12 layer structures.

13 49. HiSilicon designs, develops, and supplies the Huawei Chips for incorporation  
14 into Huawei's mobile devices. Huawei incorporates the Huawei Chips it receives from  
15 HiSilicon into at least the Huawei P9 and Huawei Honor 8 Smartphones. HiSilicon works  
16 closely with TSMC on the design of the Huawei Chips:

17 **TSMC 16FF+ Manufactured**

18 As mentioned earlier, the Kirin 950 is HiSilicon's first TSMC 16FF+ manufactured  
19 mobile SoC. This also makes the Chinese vendor second in line after Apple's to  
release mobile silicon based on the new manufacturing node.

20 HiSilicon explains that along with Apple they've been the two main lead partners of  
21 [TSMC], and both parties have been working closely together to try to improve the  
22 design and to tune the process. In fact, the company revealed that first mass production  
23 (also commonly named as risk production) started as early as last January. Over the  
following months both companies cooperated to sort out bugs and imperfections in the  
design (chip revisions) to go up from 20% yield in the earliest runs to up to 80% yields  
and qualified mass production this last August.<sup>4</sup>

24  
25 <sup>3</sup> <http://www.tsmc.com/english/dedicatedFoundry/technology/16nm.htm>; *see also*  
26 <http://www.dailytech.com/TSMC+Hypes+Its+Upcoming+10+nm+Process+Amid+Struggles+to+Hit+Volume+at+16+nm/article37298.htm> ("TSMC's strategy to achieve 16 nm production  
27 is controversial, as it's built 'on top of' TSMC's 20 nm process. It uses 16 nm  
transistors. However, for the backplane it uses 20 nm interconnects (bonding pads, electrical  
contacts, insulating layers, and metal layers).").

28 <sup>4</sup> <http://consumer.huawei.com/en/press/media-coverage/hw-462408.htm>



1           50. Apple designed the Apple Chips which are made by TSMC for Apple. With  
2 respect to the design of its A8, Apple has explained:

3           iPod touch features an Apple-designed A8 chip built on 64-bit architecture. This  
4           desktop-class chip features GPU performance up to 10 times faster than the previous-  
5           generation iPod touch — so the graphics in your favorite games are more responsive  
6           and look more vivid than ever before — and CPU performance is up to six times  
7           faster. And you get the same great battery life, with up to 40 hours of music and 8  
8           hours of video playback.<sup>5</sup>

9           The all-new A8 chip is our fastest yet. Its CPU and graphics performance are faster  
10           than on the A7 chip, even while powering a larger display and incredible new features.  
11           And because it's designed to be so power efficient, the A8 chip can sustain higher  
12           performance. . . . A8 uses an advanced 20-nanometer process. It's a remarkably small  
13           and efficient chip on which two billion transistors deliver incredible performance with  
14           up to 50 percent more energy efficiency than the A7 chip.<sup>6</sup>

15           51. With respect to the design of its A9 chips, Apple has explained:

16           The A9 chip brings a new level of performance and efficiency to iPhone 6s. Not only  
17           a faster experience, but a better one. The A9 chip is capable of gaming console-class  
18           graphics performance that makes games and other apps much richer and  
19           more immersive.

20           . . . The A9 chip is our third-generation chip with 64-bit architecture. It sits at the  
21           cutting edge of mobile chips, improving overall CPU performance by up to 70 percent  
22           compared to the previous generation. And boosting graphics performance by up to a  
23           staggering 90 percent compared to the previous generation.<sup>7</sup>

24           52. TSMC uses its 16 nanometer node finFET process to fabricate the A9 and A10  
25           processors.<sup>8,9</sup>

26           53. With respect to the design of its A10 chips, Apple has explained:

27           iPhone 7 is supercharged by the most powerful chip ever in a smartphone. It's not just  
28           faster than any previous iPhone — it's also more efficient. That's because the  
29           A10 Fusion chip uses an all-new architecture that enables faster processing when you  
30           need it, and the ability to use even less power when you don't. And with the longest  
31           battery life ever in an iPhone, you can work at twice the speed of iPhone 6 and still  
32           enjoy more time between charges.

---

33           <sup>5</sup> <http://www.apple.com/ipod-touch/>

34           <sup>6</sup> <http://www.apple.com/iphone-6/technology/>

35           <sup>7</sup> <http://www.apple.com/iphone-6s/technology/>

36           <sup>8</sup> <http://www2.techinsights.com/1/8892/2015-09-28/zxx9c;>

37           <sup>9</sup> <http://appleinsider.com/articles/16/07/11/apple-chip-builder-tsmc-expected-to-see-record-q3-on-a10-chips>; [https://en.wikipedia.org/wiki/Apple\\_A10](https://en.wikipedia.org/wiki/Apple_A10);

38           <http://appleinsider.com/articles/16/06/30/tsmc-expected-to-net-big-revenue-boost-on-apple-a10-chips-for-iphone-7>

1 With an all-new four-core design, the A10 Fusion chip's CPU has two high-performance  
2 cores and two high-efficiency cores. The high-performance cores can run at up to 2x  
3 the speed of iPhone 6, while the high-efficiency cores are capable of running at just  
one-fifth the power of the high-performance cores. That means you get the best  
performance and efficiency when you need it.<sup>10</sup>

4 54. Based in part on the allegations in paragraphs 49-53, above, as well as on other  
5 reports of collaboration between TSMC and its customers, on information and belief TSMC  
6 also cooperates with its customers for the Other 16nm and 20nm Chips, including by  
7 collaborating on chip design, coauthoring papers and articles, etc.

8 55. In 2010, in an article titled "A New Enhancement Layer to Improve Copper  
9 Interconnect Performance," and published in the IEEE International Technology Conference,  
10 TSMC reported that the use of cobalt as a seed/enhancement layer between a PVD tantalum  
11 barrier layer and a copper seed layer would improve copper wetting on the barrier layer, improve  
12 interconnect quality, electrical performance, reliability, and maximize gap fill in integrated  
13 circuits ("TSMC's IEEE Paper").<sup>11</sup>

14 56. To achieve this integrated circuit design in its 20 nanometer and 16 nanometer  
15 node technologies, as reported in TSMC's IEEE Paper, TSMC on information and belief utilizes  
16 equipment supplied to it by Applied Materials, Inc. ("AMAT"), including AMAT's Endura  
17 platform and Endura Volta System.

18 57. The Endura platform supports both Physical Vapor Deposition (PVD) and  
19 Chemical Vapor Deposition (CVD) processes,<sup>12</sup> including the Endura Volta System, which was  
20 introduced by AMAT on May 13, 2014.<sup>13</sup>

---

24 <sup>10</sup> <https://www.apple.com/iphone-7/>


25 <sup>11</sup> [http://ieeexplore.ieee.org/xpl/login.jsp?tp=&arnumber=5510762&url=http%3A%2F%2Fieeexplore.ieee.org%2Fxppls%2Fabs\\_all.jsp%3Farnumber%3D5510762](http://ieeexplore.ieee.org/xpl/login.jsp?tp=&arnumber=5510762&url=http%3A%2F%2Fieeexplore.ieee.org%2Fxppls%2Fabs_all.jsp%3Farnumber%3D5510762)

26 <sup>12</sup> *Id.*

27 <sup>13</sup> <http://www.appliedmaterials.com/company/news/press-releases/2014/05/applied-materials-introduces-the-biggest-materials-change-to-interconnect-technology-in-15-years>

1           58. On information and belief, the method utilized by TSMC to manufacture the  
2 Accused Chips and the resulting structure of the Accused Chips themselves are consistent with  
3 the methods and structures as explained by TSMC in its IEEE Paper, and as depicted below.

4           59. As shown here, the resulting 20 nanometer and 16 nanometer devices fabricated  
5 by TSMC contain a multiple seed layer structure comprising a patterned insulating layer formed  
6 on a substrate, a tantalum barrier layer over the substrate, a first seed layer comprising cobalt, a  
7 second seed layer comprising copper, and an electroplated metallic layer of copper disposed  
8 over the second seed layer:<sup>14</sup>



15

16           60. After the barrier, first seed layer and second seed layer are formed over the  
17 substrate, electroplated copper is disposed over the second seed layer over the openings and the  
18 field, as depicted below.

19

20

21

22

23

24


25

26


---

27           <sup>14</sup> See “Volta Animation,” appliedschannel,  
28 <https://www.youtube.com/watch?v=EcWdzKrk2dk>.

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28




61. After the electroplated copper is disposed over the openings and the field, the electroplated copper overlying the field, the first and second seed layers overlying the field, and the barrier layer overlying the field are all substantially removed by a polishing technique. The resulting interconnect is as is depicted below.




62. Multiple levels of interconnects are often stacked one on top of another, which is the case with the Accused Chips, as depicted below.

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28



63. Confirming the existence of the structure depicted above in the Accused Chips, the images below depict actual cross-sections of interconnects in the Apple Chips and Huawei Chips obtained via reverse engineering.



64. The presence of a cobalt (“Co”) seed layer in these cross-sections confirms the use in the Accused Chips of the multiple-seed-layer process described above.

65. The images are unable to depict a distinct copper seed layer on top of the cobalt seed layer because electroplating merges the copper seed layer with the electroplated copper, as illustrated in paragraphs 59-60 and 63, above.

66. However, on information and belief, achieving the copper metallization depicted in the cross-section images is accomplished by first applying a copper seed layer on top of the cobalt seed layer prior to electroplating, as illustrated in paragraphs 59 and 60.

**BACKGROUND INFORMATION CONCERNING DEFENDANTS’  
ACTS OF INFRINGEMENT**

67. All preceding paragraphs are incorporated by reference as if fully set forth herein.

68. The Accused Chips meet or embody the limitations of the at least one claim of each of the patents-in-suit, as described further below in Counts I–IV.

69. The Defendants have infringed at least one claim of each of the patents-in-suit by making, using, selling, offering for sale within the United States and/or importing into the United States, the Accused Chips; or induced infringement of the same.

70. More specifically, on information and belief, Defendant TSMC makes the Huawei Chips for Huawei, then offers to sell and sells the Huawei Chips for use in the United States.

71. Huawei imports, offers to sell, and/or sells devices containing the Huawei Chips (such as the Huawei P9 and Huawei Honor 8 Smartphones) in the United States.

72. On information and belief, Defendant TSMC makes the Apple Chips for Apple, then offers to sell and sells the Apple Chips for use in the United States.

73. Apple imports, offers to sell, and sells devices containing the Apple Chips (such as the Apple iPhone 6 and iPhone 6 Plus, iPhone 6S and iPhone 6S Plus, iPhone SE, iPad Touch, iPad Pro (12.9”), iPad Pro Mini (9.7”), iPhone 7 and iPhone 7 Plus) in the United States.

74. On information and belief, Defendant TSMC makes the Other 16nm and 20nm Chips for its other customers, then offers to sell and sells the Other 16nm and 20nm Chips for use in the United States.

75. TSMC’s customers and their affiliates—including but not limited to Apple, Huawei, other equipment manufacturers, chip designers, and chipset makers—import, offer to sell, and/or sell devices containing the Other 16nm and 20nm Chips (including the Apple devices listed above, the Huawei devices listed above, and Huawei’s Google Nexus 6P) in the United States.

1           76. On information and belief, Huawei uses devices containing the Accused Chips in  
2 the United States, during testing, demonstrations, and the like.

3           77. On information and belief, Apple uses devices containing the Accused Chips in  
4 the United States, during testing, demonstrations, and the like.

5           1) **DEFENDANTS' DIRECT INFRINGEMENT**

6           i. TSMC'S Direct Infringement

7           78. All preceding paragraphs are incorporated by reference as if fully set forth herein.

8           79. TSMC directly infringes at least one claim of each of the patents-in-suit, either  
9 literally or under the doctrine of equivalents, by selling and/or offering for sale within the United  
10 States the Accused Chips.

11           80. On information and belief, TSMC collaborates with its customers in the United  
12 States regarding the design of the Accused Chips.

13           81. On information and belief, TSMC conducts marketing efforts related to the  
14 Accused Chips in the United States.

15           82. On information and belief, TSMC engages in pricing and contractual negotiations  
16 regarding the Accused Chips with customers in the United States.

17           83. On information and belief, TSMC receives purchase orders for Accused Chips in  
18 the United States.

19           84. On information and belief, TSMC executes contracts for sale of the Accused  
20 Chips in the United States.

21           85. Many of the Accused Chips are ultimately sold, offered for sale, and used in  
22 devices within the United States.

23           86. On information and belief, TSMC knows that many of the Accused Chips it sells  
24 its customers will ultimately be sold, offered for sale, and used in devices within the United  
25 States.

26           ii. Huawei's Direct Infringement

27           87. All preceding paragraphs are incorporated by reference as if fully set forth herein.

28

1           88. Huawei directly infringes at least at least one claim of each of the patents-in-suit  
2 under 35 U.S.C. 271(a) and 271(g), either literally or under the doctrine of equivalents, by  
3 making, using, selling, offering for sale within the United States, leasing, and/or importing into  
4 the United States, devices that incorporate the Accused Chips (including at least the Huawei  
5 P9, Huawei Honor 8, and Google Nexus 6P Smartphones).

6           89. The Accused Chips made by the processes claimed in the asserted process claims  
7 of the patents-in-suit are not materially changed by subsequent processes prior to importation,  
8 use, sale, or offer for sale in the United States by Huawei.

9           90. As demonstrated by the cross-section images and other information above, Dr.  
10 Cohen's patented multiple-seed-layer structure, and benefits thereof, remain discernible and  
11 intact in the Accused Chips as sold.

12           91. The Accused Chips made by the processes claimed in the asserted process claims  
13 of the patents-in-suit do not become a trivial or nonessential component of another product prior  
14 to importation, use, sale, or offer for sale in the United States by Huawei.

15           92. As demonstrated by the cross-section images and other information above, Dr.  
16 Cohen's patented multiple-seed-layer structure, and benefits thereof, remain discernible and  
17 intact in the Accused Chips as sold.

18           93. The Accused Chips, which include central processing units, graphics processing  
19 units, modems, etc., are essential to the operation of the electronic devices, chipsets, and other  
20 products the Accused Chips are incorporated into.

21                   *iii. Other TSMC Customers' Direct Infringement*

22           94. All preceding paragraphs are incorporated by reference as if fully set forth herein.

23           95. TSMC's other customers—including Apple—who sell devices in the United  
24 States containing the Apple Chips or Other 16nm and 20nm Chips directly infringe at least one  
25 claim of each of the patents-in-suit under 35 U.S.C. 271(a) and 271(g), either literally or under  
26 the doctrine of equivalents, by making, using, selling, offering for sale within the United States,  
27 leasing, and/or importing into the United States, smart phones and other devices that incorporate



1 the Accused Chips (including at least the Apple iPhone 6 and iPhone 6 Plus, iPhone 6S, 6S  
2 Plus, iPhone SE, iPad Touch, iPad Pro (12.9”), iPad Pro Mini (9.7”), iPhone 7 and iPhone 7  
3 Plus).

4 96. The Accused Chips made by the processes claimed in the asserted process claims  
5 of the patents-in-suit are not materially changed by subsequent processes prior to importation,  
6 use, sale, or offer for sale in the United States by Apple.

7 97. As demonstrated by the cross-section images and other information above, Dr.  
8 Cohen’s patented multiple-seed-layer structure, and benefits thereof, remain discernible and  
9 intact in the Accused Chips as sold.

10 98. The Accused Chips made by the processes claimed in the asserted process claims  
11 of the patents-in-suit do not become a trivial or nonessential component of another product prior  
12 to importation, use, sale, or offer for sale in the United States by TSMC’s other customers.

13 99. As demonstrated by the cross-section images and other information above, Dr.  
14 Cohen’s patented multiple-seed-layer structure, and benefits thereof, remain discernible and  
15 intact in the Accused Chips as sold.

16 100. The Accused Chips, which include central processing units, graphics processing  
17 units, modems, etc., are essential to the operation of the electronic devices, chipsets, and other  
18 products the Accused Chips are incorporated into.

19 2) **DEFENDANTS’ INDUCEMENT OF INFRINGEMENT**

20 *i. TSMC’s Inducement of Infringement*

21 101. All preceding paragraphs are incorporated by reference as if fully set forth herein.

22 102. TSMC has had actual knowledge of the ’668 patent since as early as July 23,  
23 2004, including representative claim charts and infringement analyses for the ’668 patent.

24 103. Moreover, TSMC has referenced Dr. Cohen’s ’668 patent in no less than 15  
25 patents and patent applications assigned to TSMC, including U.S. Patent Nos. 6,806,192,  
26 6,943,111, 7,067,409, 7,215,024, 7,265,038, 7,378,744, 8,277,619, and U.S. Patent  
27 Applications Nos. 20040147104, 20040157431, 20050029665, 20050110147, 20050250320,  
28

1 20050263902, 20060216916, and 20070010080. Additionally, TSMC has had actual  
2 knowledge of the '226 patent since as early as May 1, 2006, including representative claim  
3 charts and infringement analyses for the '226 patent.

4 104. Additionally, TSMC has had actual knowledge of the application that matured  
5 into the '052 patent (U.S. Application No. 2007-0117379) since as early as May 1, 2006, and  
6 then the '052 patent itself since as early as June 29, 2007.

7 105. Moreover, TSMC has referenced Dr. Cohen's '052 patent in at least two patents  
8 assigned to TSMC, including U.S. Patent Nos. 7,704,886 and 8,252,690.

9 106. Additionally, TSMC has had actual knowledge of the application that matured  
10 into the '445 patent (that is, U.S. Application No. 11/654,478) since as early as June 29, 2007.

11 107. Upon information and belief, TSMC knew of, or was willfully blind towards, its  
12 infringement of the patents-in-suit at least since it began fabricating Huawei Chips, Apple Chips  
13 and Other 16nm and 20nm Chips.

14 108. Since becoming aware of, or being willfully blind towards, its infringement of  
15 the patents-in-suit, TSMC has continued to intentionally, actively, and knowingly make, use,  
16 sell, offer to sell, and/or import one or more of the Accused Chips through its retailers, resellers,  
17 and distributors, as well as in other ways.

18 109. Since becoming aware of the patents-in-suit, TSMC's advertising, sales, and/or  
19 technical materials in relation to the Accused Chips have intentionally, actively, knowingly, and  
20 willfully contained and continue to contain instructions, directions, suggestions, and/or  
21 invitations that intentionally, actively, and knowingly invite, entice, lead on, influence,  
22 encourage, prevail on, move by persuasion, and/or cause the public, TSMC's distributors,  
23 retailers, and customers (including the related Huawei entities and Apple) to thereby directly  
24 infringe (via § 271(a) and/or § 271(g)) at least one claim of each of the patents-in-suit, either  
25 literally or under the doctrine of equivalents.

26 110. TSMC has collaborated with its customers, including Apple and Huawei, on the  
27 design of the Accused Chips. Since becoming aware of, or being willfully blind towards, its

1 infringement of the patents-in-suit, TSMC was willfully blind or knew that the public's, the  
2 distributors', the retailers', and/or the customers' using, importing, selling, and/or offering to  
3 sell the Accused Chips directly infringe (via § 271(a) and/or § 271(g)), either literally or under  
4 the doctrine of equivalents, at least one claim of each of the patents-in-suit.

5 111. For at least these reasons, as well as others that may be revealed through  
6 discovery, TSMC is liable for inducing infringement (via § 271(a) and/or § 271(g)) of the  
7 patents-in-suit, either literally or under the doctrine of equivalents.

8 *ii. Huawei's Inducement of Infringement*

9 112. All preceding paragraphs are incorporated by reference as if fully set forth herein.

10 113. Huawei has had actual knowledge of the patents in suit since at least as early of  
11 the filing or service of the Original Complaint in this case.

12 114. Huawei has had knowledge before at least some of its infringing acts that Dr.  
13 Cohen's patented processes were used to make Huawei Chips and Other 16nm and 20nm Chips.

14 115. Upon information and belief, Huawei knew of, or was willfully blind towards, its  
15 infringement of the patents-in-suit at least since the filing or service of the Original Complaint.

16 116. Since becoming aware of, or being willfully blind towards, its infringement of  
17 the patents-in-suit, Huawei has continued to intentionally, actively, and knowingly make, use,  
18 sell, offer to sell, and/or import one or more of the Huawei Chips and Other 16nm and 20nm  
19 Chips through its retailers, resellers, and distributors, as well as in other ways.

20 117. Since becoming aware of the patents-in-suit, Huawei's advertising, sales, and/or  
21 technical materials in relation to the Huawei Chips and Other 16nm and 20nm Chips have  
22 intentionally, actively, knowingly, and willfully contained and continue to contain instructions,  
23 directions, suggestions, and/or invitations that intentionally, actively, and knowingly invite,  
24 entice, lead on, influence, encourage, prevail on, move by persuasion, and/or cause the public,  
25 Huawei's distributors, subsidiaries, retailers, and customers to thereby directly infringe (via §  
26 271(a) and/or § 271(g)) at least one claim of each of the patents-in-suit, either literally or under  
27 the doctrine of equivalents.

1 118. For at least these reasons, as well as others that may be revealed through  
2 discovery, Huawei is liable for inducing infringement (via § 271(a) and/or § 271(g)) of the  
3 patents-in-suit, either literally or under the doctrine of equivalents.

4 **COUNT I: INFRINGEMENT OF THE '668 PATENT**


5 119. All preceding paragraphs are incorporated by reference as if fully set forth herein.

6 120. The Defendants have infringed at least one claim of the '668 patent by performing  
7 the acts of infringement described above with respect to the Accused Chips.

8 121. Each of the Accused Chips is fabricated by TSMC using the same relevant  
9 fabrication method, and producing the same relevant chip structure, as explained in the Volta  
10 Animation, and as described in paragraphs 49-53 and 58-66 above. As such, the  
11 Accused Chips meet each limitation of at least one claim of the '668 patent.

12 122. By way of example and not limitation, each of the Accused Chips meets or  
13 embodies every limitation of claim 26 (dependent of claim 1) of the '668 patent:


14 a. a substrate, as depicted below:




22 b. a patterned insulating layer formed on said substrate, said patterned  
23 insulating layer including at least one opening and a top field surface surrounding  
24 said at least one opening, as depicted below:

25  
26  
27  
28

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28




c. a barrier layer disposed over said patterned insulating layer including over inside surfaces of the at least one opening, as depicted below:



In the case of the Accused Chips, tantalum nitride is used for the barrier layer and is applied through a PVD process.



d. a first seed layer disposed over the barrier layer, said first seed layer comprising a substantially conformal seed layer whose thickness on the sidewalls of the opening (at about mid-depth) is about 25-100% of its thickness on the field, as depicted below:



A first conformal layer of cobalt is applied over the barrier layer through a CVD process. Because it is a conformal layer and applied through a CVD process, the thickness of the cobalt

1 layer on the sidewalls of the opening (at about mid-depth) is about 25-100% of its thickness on  
 2 the field.<sup>15</sup>

3 e. a second seed layer disposed over the first seed layer, said second seed layer  
 4 comprising a substantially non-conformal seed layer whose thickness on the  
 5 sidewalls of the opening (at about mid-depth) is less than about 25% of its  
 6 thickness on the field, and wherein said second seed layer being thicker than said  
 7 first seed layer over the field, as depicted below:




20

21 As is now well known in the art, at the geometries found in the accused chips, an  
 22 optimized PVD copper seed layer at the 2x nanometer node and beyond will result in sidewall  
 23 coverage at midpoint of about 13% to 15% of the thickness on the field, and certainly less than  
 24 25% of the thickness on the field.

25 f. an electroplated metallic layer disposed over the second seed layer, wherein  
 26 the electroplated metallic layer comprises a material selected from a group


27 <sup>15</sup> See generally “Conformal CVD Co Deposition for Enhancement of Cu Gapfill Application,”  
 28 ADMETA Conference 2008, Tokyo, Japan, Exhibit 5.

1 consisting of Cu, Ag, or alloys comprising one or more of these metals, as  
 2 depicted below:



9 After the second substantially non-conformal seed layer is applied through a PVD  
 10 process, an electroplated metallic layer of copper is disposed over the second seed layer in the  
 11 openings and on the field, filling the openings.

12 g. (claim 26) A metallic interconnect fabricated by using the multiple seed  
 13 layer structure of claim 1, wherein the electroplated metallic layer overlying the  
 14 opening and overlying the field, and the first and second seed layers overlying  
 15 the field, and the barrier layer overlying the field, are substantially removed by a  
 16 removal technique, said removal technique comprises one or more of a  
 17 mechanical polishing technique, a chemical mechanical polishing technique, a  
 18 wet etching technique, and a dry etching technique, as depicted below:



23 As explained in the Volta Animation, after copper is used to fill the openings and applied  
 24 over the field through electroplating, the copper over the field and the barrier layer and first and  
 25 second seed layers over the field are removed using a polishing technique.

26 **COUNT II: INFRINGEMENT OF THE '226 PATENT**


27 123. All preceding paragraphs are incorporated by reference as if fully set forth herein.

1           124. The Defendants have infringed at least one claim of the '226 patent by performing  
2 the acts of infringement described above with respect to the Accused Chips.

3           125. Each of the Accused Chips is fabricated by TSMC using the same relevant  
4 fabrication method, and producing the same relevant chip structure, as explained in the Volta  
5 Animation, and as described in paragraphs 49-53 and 58-66 above. As such, the Accused Chips  
6 meet at least one claim of the '226 patent.

7           126. By way of example and not limitation, each of the Accused Chips meets or  
8 embodies every limitation of at least claim 1 of the '226 patent in that each of the Accused  
9 Chips is fabricated using a method as recited in claim 1 by:

10           a. depositing a substantially conformal seed layer over the field and inside  
11 surfaces of the at least one opening;




12  
13  
14  
15  
16  
17  
18           A substantially conformal layer of cobalt is deposited over the field and inside surfaces  
19 of at least one opening layer through a CVD process.

20           b. depositing a substantially non-conformal seed layer over the substantially  
21 conformal seed layer, said substantially non-conformal seed layer being thicker  
22 than said substantially conformal seed layer over the field, wherein the  
23 substantially conformal and the substantially non-conformal seed layers do not  
24 seal the at least one opening; and  
25  
26  
27  
28




1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28



As depicted above and on information and belief, an optimized PVD copper seed layer at the 2x nanometer node and beyond will result in thickness over the field far greater than that of a substantially conformal CVD seed layer. Further, as depicted in the Volta Animation, the substantially conformal and the substantially non-conformal seed layers do not seal the at least one opening.

c. electroplating a metallic layer over the substantially non-conformal seed layer, wherein the electroplated metallic layer comprises a material selected from a group consisting of Cu, Ag, or alloys comprising one or more of these metals.



After the substantially non-conformal seed layer is applied through a PVD process, an electroplated metallic layer of copper (i.e. "Cu") is disposed over the substantially non-conformal seed layer.

### COUNT III: INFRINGEMENT OF THE '052 PATENT


127. All preceding paragraphs are incorporated by reference as if fully set forth herein.

1 128. The Defendants have infringed at least one claim of the '052 patent by performing  
2 the acts of infringement described above with respect to the Accused Chips.


3 129. Each of the Accused Chips is fabricated by TSMC using the same relevant  
4 fabrication method, and producing the same relevant chip structure, as explained in the Volta  
5 Animation, and as described in paragraphs 49-53 and 58-66 above. As such, the Accused Chips  
6 meet at least one claim of the '052 patent.

7 130. By way of example and not limitation, each of the Accused Chips meets or  
8 embodies every limitation of at least claim 4 of the '052 patent in that each of the Accused  
9 Chips is fabricated using a method as recited in claim 4 by:

10 a. forming a patterned insulating layer on a substrate, the patterned  
11 insulating layer including at least one opening and a field surrounding the at least  
12 one opening, as depicted below;




13 13 b. depositing a barrier layer over the field and inside surfaces of the at least  
14 one opening, as depicted below;





15 c. chemical vapor depositing a first seed layer over the barrier layer, as  
16 depicted below;

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28




A first seed layer is deposited by a CVD technique over the barrier layer.

d. physical vapor depositing a second seed layer over the first seed layer, wherein the second seed layer is thicker than the first seed layer over the field, as depicted below; and



A second seed layer is deposited by a PVD technique over the first seed layer. The second seed layer is thicker than the first seed layer over the field.

1 e. filling the at least one opening by electroplating a metallic layer  
 2 comprising copper or a copper alloy over the two seed layers, as depicted below.



9 The openings are filled by electroplating copper over the two seed layers.

10 **COUNT IV: INFRINGEMENT OF THE '445 PATENT**

11 131. All preceding paragraphs are incorporated by reference as if fully set forth herein.

12 132. The Defendants have infringed at least one claim of the '445 patent by performing  
 13 the acts of infringement described above with respect to the Accused Chips.

14 133. Each of the Accused Chips is fabricated by TSMC using the same relevant  
 15 fabrication method, and producing the same relevant chip structure, as explained in the Volta  
 16 Animation, and as described in paragraphs 49-53 and 58-66 above. As such, the Accused Chips  
 17 meet at least one claim of the '445 patent.

18 134. By way of example and not limitation, each of the Accused Chips meets or  
 19 embodies every limitation of at least claim 18 of the '445 patent in that each of the Accused  
 20 Chips is fabricated using a method as recited in claim 18 by:

21 a. utilizing a CVD chamber capable of depositing a CVD seed layer over the  
 22 sidewalls of the at least one opening;

23

24


25

26

27


28

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28



A CVD chamber is used to deposit a first seed layer over the sidewalls of at least one opening.

b. utilizing a PVD chamber capable of depositing a PVD seed layer over the substrate;



A PVD chamber is used to deposit a second seed layer over the substrate.

c. configuring an automatic controller with recipe information, the recipe information including deposition sequence, process and timing parameters for operation of the CVD chamber and the PVD chamber;

On information and belief, use of the AMAT Volta system requires at least one automatic controller containing recipe information which includes deposition sequence, process and timing parameters for operation of the CVD chamber and the PVD chamber.

d. operating the automatic controller in accordance with the recipe information to cause the CVD chamber to deposit a CVD first seed layer over the field and the sidewalls of the at least one opening;

On information and belief, as shown in the Volta animation cited above, the said at least one automatic controller is operated in accordance with the recipe information to cause the CVD

1 chamber to deposit a CVD first seed layer over the field and the sidewalls of the at least one  
2 opening.

3 e. operating the controller in accordance with the recipe information to  
4 deposit in the PVD chamber a second seed layer over the first seed layer; and

5 On information and belief, as shown in the Volta animation cited above, the said at least  
6 one automatic controller is operated in accordance with the recipe information to cause the PVD  
7 chamber to deposit a second seed layer over the first seed layer and opening.

8 f. operating the controller in accordance with the recipe information to stop  
9 the deposition of the first and second seed layers prior to sealing the at least one  
10 opening, thereby leaving enough room for electroplating inside the at least one  
11 opening.

12 On information and belief, as shown in the Volta animation cited above, the said at least  
13 one automatic controller is operated in accordance with the recipe information to stop the  
14 deposition of the first and second seed layers prior to sealing the at least one opening, thereby  
15 leaving enough room for electroplating inside the at least one opening.

### 16 **DAMAGES**

17 135. The Defendants' acts of infringement of the patents-in-suit as alleged above have  
18 injured Dr. Cohen and thus Dr. Cohen is entitled to recover damages which in no event can be  
19 less than a reasonable royalty, including his costs, and pre-judgment and post-judgment interest  
20 pursuant to 35 U.S.C. § 284.

### 21 **WILLFUL INFRINGEMENT**

#### 22 **A. Willful Infringement by TSMC**

23 136. TSMC has infringed the '668, '226, '052, and '445 patents despite an  
24 objectively high likelihood that its actions constituted infringement of these valid patents.

25 137. TSMC knew or should have known this objectively high likelihood, at least  
26 because TSMC was made aware of the patents-in-suit through Dr. Cohen's counsel.

27 138. On information and belief, after Dr. Cohen presented his patented technology  
28 to TSMC in person in 2001 and repeatedly reintroduced it in subsequent years (as described in

1 paragraphs 24–34), TSMC deliberately copied or drew upon Dr. Cohen’s patented technology  
2 in developing the Accused Chips.

3 139. On information and belief, TSMC deliberately misrepresented its intentions  
4 to Dr. Cohen in the course of discussing his patented technology and licensing overtures,  
5 including when TSMC stated in 2006 that it “would like to leave the door open to licensing Dr.  
6 Cohen’s patents in the future, should TSMC elect to adopt multiple layer seed processes that  
7 are relevant to Dr. Cohen’s patent claims . . . .”

8 140. TSMC’s ongoing infringement of the patents-in-suit, copying, and  
9 misrepresentations subsequent to viewing Dr. Cohen’s in-person presentation, receiving Dr.  
10 Cohen’s multiple communications about the patents-in-suit, and declining to take a license to  
11 the patents-in-suit, constitutes egregious misconduct beyond typical infringement.

12 141. The infringement of the patents-in-suit alleged above has injured Dr. Cohen  
13 and thus, Dr. Cohen is entitled to recover damages adequate to compensate for TSMC’s  
14 infringement, which in no event can be less than a reasonable royalty.

15 142. Because TSMC willfully infringed the patents-in-suit, Dr. Cohen is permitted  
16 under 35 U.S.C. § 284 to recover treble the amount of actual damages sustained by the Plaintiff.

17 **EXCEPTIONAL CASE**

18 143. TSMC’s acts, including at least their willful infringement, have made the  
19 present case exceptional pursuant to 35 U.S.C. § 285 and/or other applicable authority.  
20 Therefore, Dr. Cohen is entitled to attorneys’ fees as the prevailing party.

21 **PRAYER**

22 WHEREFORE, Dr. Cohen prays for entry of judgment in his favor against each and every  
23 defendant:

- 24 A. Finding that Taiwan Semiconductor Manufacturing Company, Ltd. has infringed one or  
25 more claims of the ‘668 patent, one or more claims of the ’226 patent, one or more claims  
26 of the ’052 patent, and one or more claims of the ’445 patent;

- 1 B. Finding that TSMC North America Corp. has infringed one or more claims of the '668  
2 patent, one or more claims of the '226 patent, one or more claims of the '052 patent, and  
3 one or more claims of the '445 patent;
- 4 C. Finding that Huawei Device USA Inc. has infringed one or more claims of the '668  
5 patent, one or more claims of the '226 patent, one or more claims of the '052 patent, and  
6 one or more claims of the '445 patent;
- 7 D. Finding that Huawei Device Co., Ltd. has infringed one or more claims of the '668 patent,  
8 one or more claims of the '226 patent, one or more claims of the '052 patent, and one or  
9 more claims of the '445 patent;
- 10 E. Finding that Huawei Device (Dongguan) Co., Ltd. has infringed one or more claims of  
11 the '668 patent, one or more claims of the '226 patent, one or more claims of the '052  
12 patent, and one or more claims of the '445 patent;
- 13 F. Finding that HiSilicon Technologies Co., Ltd. has infringed one or more claims of the  
14 '668 patent, one or more claims of the '226 patent, one or more claims of the '052 patent,  
15 and one or more claims of the '445 patent;
- 16 G. Awarding Dr. Cohen all allowable damages flowing from the defendants' infringement  
17 of the '668 patent, the '226 patent, the '052 patent, and the '445 patent, which can be no  
18 less than a reasonable royalty under 35 U.S.C. § 284;
- 19 H. Finding that Taiwan Semiconductor Manufacturing Company, Ltd. and TSMC North  
20 America Corp. have willfully infringed the '668 patent, the '226 patent, the '052 patent,  
21 and the '445 patent, and awarding Dr. Cohen all allowable damages for their willful  
22 infringement, including but not limited to an award of three times Dr. Cohen's actual  
23 damages pursuant to 35 U.S.C. § 284;
- 24 I. Awarding Dr. Cohen his costs, and pre-judgment and post-judgment interest on his  
25 damages caused by the defendants' infringement of the '668 patent, the '226 patent, the  
26 '052 patent, and the '445 patent, and/or otherwise, as the Court may deem just;
- 27



1 J. Declaring this case exceptional, in Dr. Cohen's favor, and awarding Dr. Cohen his  
2 attorneys' fees in this action pursuant to 35 U.S.C. § 285 and/or other applicable  
3 authority; and

4 K. Granting Dr. Cohen such other and further legal and/or equitable relief that is just and  
5 proper under the circumstances.

6 **DEMAND FOR JURY TRIAL**

7 Dr. Cohen hereby demands a jury trial on all claims and issues triable of right by a jury.

8 Dated: November 16, 2017

Respectfully submitted,

9 **STEYER LOWENTHAL BOODROOKAS ALVAREZ  
& SMITH LLP**

10 By: /s/Jill M. Manning

11 Jill M. Manning (SBN 178849)  
12 One California Street, Suite 300  
San Francisco, CA 94111  
13 Telephone: (415) 421-3400  
14 Facsimile: (415) 421-2234  
jmanning@steyerlaw.com

15 Christopher M. Faucett  
16 Matthew J.M. Prebeg  
**PREBEG, FAUCETT & ABBOTT PLLC**  
17 8441 Gulf Freeway, Suite 307  
Houston, Texas 77017  
18 Telephone: (832) 742-9260  
Facsimile: (832) 742-9261  
19 mprebeg@pfalawfirm.com  
cfaucett@pfalawfirm.com

20 Bradley W. Caldwell  
21 Jason D. Cassady  
John Austin Curry  
22 Christopher S. Stewart  
**CALDWELL CASSADY & CURRY**  
23 2101 Cedar Springs Road, Suite 1000  
Dallas, Texas 75201  
24 Telephone: (214) 888-4848  
Facsimile: (214) 888-4849  
25 caldwell@caldwellcc.com  
jcassady@caldwellcc.com  
26 acurry@caldwellcc.com  
cstewart@caldwellcc.com

27 *Attorneys for Plaintiff Dr. Uri Cohen*

28

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28

**CERTIFICATE OF SERVICE**

I hereby certify that on November 16, 2017, I electronically filed the foregoing  
PLAINTIFF’S SECOND AMENDED COMPLAINT with the Clerk of the Court using the  
ECF system which will send notification of such filing to all attorneys of record registered for  
electronic filing.

/s/ Linda Rorem  
Linda Rorem