

1 ROBERT E. FREITAS (SBN 80948)
 rfreitas@fawlaw.com
 2 JASON S. ANGELL (SBN 221607)
 jangell@fawlaw.com
 3 JING H. CHERNG (SBN 265017)
 gcherng@fawlaw.com
 4 FREITAS ANGELL & WEINBERG LLP
 350 Marine Parkway, Suite 200
 5 Redwood Shores, California 94065
 Telephone: (650) 593-6300
 6 Facsimile: (650) 593-6301

7 Attorneys for Plaintiff
 Polaris Innovations Ltd.

8
 9 UNITED STATES DISTRICT COURT
 10 NORTHERN DISTRICT OF CALIFORNIA

11
 12 POLARIS INNOVATIONS LTD., an
 Ireland limited company,

13 Plaintiff,

14 v.

15 ELITE SEMICONDUCTOR MEMORY
 16 TECHNOLOGY INC., a Taiwan
 corporation,

17 Defendant.

No.

**COMPLAINT FOR PATENT
 INFRINGEMENT**

DEMAND FOR JURY TRIAL

18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28

1 Polaris Innovations Limited (“Polaris”) files this Complaint against Elite Semiconductor
2 Memory Technology, Inc. (“ESMT”), for its infringement of United States Patents 6,653,882 B2,
3 6,728,143 B2, and 7,532,523 B2. Polaris alleges as follows:

4 **PARTIES**

5 1. Polaris is a limited company organized and existing under the laws of the Republic
6 of Ireland, with its principal place of business at 29 Earlsfort Terrace, Dublin 2, Republic of
7 Ireland.

8 2. ESMT is a corporation organized and existing under the laws of Taiwan, with its
9 principal place of business at No.23, Industry E Rd. IV Science-Based Industrial Park, Hsinchu
10 300, Taiwan, R.O.C.

11 **JURISDICTION**

12 3. Polaris brings this action under the patent laws of the United States, 35 U.S.C. § 1
13 *et. seq.* This Court has subject matter jurisdiction over this action under 28 U.S.C. §§ 1331 and
14 1338(a).

15 **VENUE**

16 4. Venue is proper in this District under 28 U.S.C. §§ 1391 and 1400(b).


17 5. ESMT is subject to personal jurisdiction before this Court. ESMT purposefully
18 directed its infringing activities to residents of California by selling its infringing memory chips
19 to electronics manufacturers such as LG Electronics Inc., AsusTek Computer Inc., and D-Link
20 Corporation, knowing that the infringing memory chips are incorporated into LG, Asus, and
21 D-Link-branded products, such as televisions and wireless routers, that are sold through
22 established distribution channels, up to and including electronics retailers in California and in this
23 District.

24 6. For example, infringing ESMT memory chips are incorporated into Asus routers
25 such as the RT-AC87U, *see e.g.* <https://frys.com/product/8242606>, and RT-AC68U, *see e.g.*,
26 <https://frys.com/product/7879149>. The RT-AC87U and RT-AC68U are sold at retail electronics
27 stores in this District, and contain infringing ESMT DDR3 memory chips.
28

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28



7. The RT-AC87U contains the accused ESMT M15F1G1664A DDR3 memory chip:





1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28



8. The RT-AC68U contains the infringing ESMT M15F2G16128A DDR3 memory chip:

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28




1 9. ESMT memory chips are also incorporated into Asus routers that are exclusive to
2 US retailers. For example, the Asus RT-AC1900P router is exclusive to Best Buy, and is
3 available at Best Buy stores within this District. *See e.g.*, [https://www.bestbuy.com/site/asus-
4 wireless-ac-dual-band-wi-fi-router-black/5091000.p?skuId=5091000](https://www.bestbuy.com/site/asus-wireless-ac-dual-band-wi-fi-router-black/5091000.p?skuId=5091000).



27 10. The Asus RT-AC1900P contains an infringing ESMT MF15F2G16128A DDR3
28 memory chip:


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28



11. Infringing ESMT memory chips also are incorporated into televisions manufactured by LG, such as the OLED55C7P 55" OLED 4K Ultra HD TV with HDR. The OLED55C7P 55" OLED 4K Ultra HD TV with HDR is available for retail purchase in California and in this district at electronics retailers such as Best Buy and Frys Electronics. *See e.g.*, <https://www.bestbuy.com/site/lg-55-class-54-6-diag--oled-2160p-smart-4k-ultra-hd-tv-with-high-dynamic-range/5763400.p?skuId=5763400>; <https://frys.com/product/9104898>.

12. The LG OLED55C7P 55" OLED 4K Ultra HD TV with HDR contains at least 4 infringing ESMT M15T1G1664A DDR3 memory chips:



1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28




13. Upon information and belief, infringing ESMT DDR3 chips have also been incorporated into the LG OLED55C6P television, sold in this district within the last 6 years.

1 14. Upon information and belief, Asus and D-Link have each represented to the FCC
2 that infringing ESMT DDR3 chips were incorporated into the following products, each sold in
3 this District within the last six years:

4 a. Asus RT-AC56U Router



b. D-Link DIR-879 Router



1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

c. D-Link IR895LA1 Router



INTRADISTRICT ASSIGNMENT

15. This is an Intellectual Property Action pursuant to Local Rule 3-2(c).

THE PATENTS IN SUIT

16. On November 25, 2003, the United States Patent and Trademark Office duly and legally issued United States Patent No. 6,653,882 B2 (“’882 Patent”), which is entitled “Output Drivers for IC,” and identifies Arindam Raychaudhuri as the sole inventor. A true and correct copy of the ’882 Patent is attached hereto as Exhibit A. The ’882 Patent has been assigned to Plaintiff Polaris. Polaris holds all right, title, and interest in the ’882 Patent, including the right to collect and receive damages for past, present and future infringement of the ’882 Patent.

17. On April 27, 2004 the United States Patent and Trademark Office duly and legally issued United States Patent No. 6,728,143 B2 (“the ’143 Patent”), which is entitled “Integrated Memory,” and identifies Robert Feurle as the sole inventor. A true and correct copy of the ’143 Patent is attached hereto as Exhibit B. The ’143 Patent has been assigned to Plaintiff Polaris. Polaris holds all right, title, and interest in the ’143 Patent, including the right to collect and receive damages for past, present and future infringement of the ’143 Patent.

18. On May 12, 2009 the United States Patent and Trademark Office duly and legally issued United States Patent No. 7,532,523 B2 (“the ’523 Patent”), which is entitled “Memory Chip With Settable Termination Resistance Circuit,” and identifies Georg Braun, Christian Weis, and Eckehard Plaettner as inventors. A true and correct copy of the ’523 Patent is attached hereto as Exhibit C. The ’523 Patent has been assigned to Plaintiff Polaris. Polaris holds all right, title, and interest in the ’523 Patent, including the right to collect and receive damages for past, present and future infringement of the ’523 Patent.

19. The ’882 Patent discloses inventions related to integrated circuit devices including, for example, SDRAM devices used in personal computer systems, among other products. The inventions of the ’882 Patent generally are directed to a novel output driver circuit that improves data transfer speeds from an integrated circuit to other circuits in a computer system. The ’143 Patent discloses inventions related to integrated memory devices such as SDRAM that can be used in personal computer systems and other products. The inventions of the ’143 Patent

1 generally are directed to improving memory access times, and thus the operating speed of a
2 memory device, by employing a novel control circuit for performing memory accesses. The '523
3 Patent discloses inventions related to integrated memory devices such as SDRAM that can be
4 used in personal computer systems and other products. The inventions of the '523 Patent
5 generally are directed to a novel memory chip that optimally sets terminations at a terminal of the
6 memory chip by variably setting the terminations in accordance with the claims of the '523
7 Patent.

8 20. The usefulness and value of the patents in suit has been acknowledged by various
9 companies engaged in the design, manufacture, and sale of SDRAM devices. Polaris has widely
10 licensed the patents in suit to numerous SDRAM manufacturers, among others, some of which
11 compete with ESMT for sales of SDRAM devices.

12 21. Polaris has offered to license the patents in suit to ESMT, but ESMT has not
13 agreed to license the patents in suit. Polaris has therefore been compelled to file this suit to
14 protect its rights.

15 **FIRST CLAIM FOR RELIEF**

16 **Infringement of U.S. Patent No. 6,653,882**

17 22. Polaris realleges and incorporates by reference the allegations of paragraphs 1-14,
18 inclusive, as if set forth in full herein.

19 23. ESMT has infringed, and continues to infringe, at least claims 1 and 4 of the '882
20 Patent. ESMT sells, or offers to sell in the United States, products, such as DDR3L SDRAM,
21 including the ESMT M15F1G1664A, MF15F2G16128A , and M15T1G1664A DDR3(L)
22 SDRAM chips (individually and collectively, "ESMT DDR3 SDRAM"), that meet each and
23 every limitation of claim 1.
24

25 24. Claim 1 of the '882 Patent is directed to an output driver for an integrated circuit.
26 The output driver comprises:

- 27 a. a driver circuit for driving an external circuit, the driver circuit having:
28 i. a data input connected to the integrated circuit;

- 1 ii. a data output connected to a transmission line leading to the
- 2 external circuit;
- 3 iii. and an impedance adjusting means for adjusting the output
- 4 impedance of the driver circuit according to impedance adjusting data;
- 5 b. a dummy circuit comprising a dummy driver circuit and a dummy
- 6 transmission line, the dummy driver circuit and the dummy transmission line being
- 7 electrical replicas of the driver circuit and the transmission line, respectively;
- 8 c. and an impedance control circuit for controlling the output impedance of
- 9 the driver circuit, the impedance control circuit being connected to the dummy
- 10 circuit and the impedance adjusting means,
- 11 i. wherein the impedance control circuit is configured to
- 12 control the impedance of the driver circuit by determining the
- 13 impedance adjusting data necessary for matching the output impedance
- 14 of the dummy driver circuit to the impedance of the dummy
- 15 transmission line and outputting the determined impedance adjusting
- 16 data to the impedance adjusting means of the driver circuit, wherein the
- 17 dummy driver circuit is a scaled down replica of the driver circuit.

18 25. The ESMT DDR3 SDRAM meets each and every limitation of claim 1. For
19 example, the ESMT DDR3 SDRAM is an integrated circuit that contains an output driver for
20 driving an external circuit. The output driver of the ESMT DDR3 SDRAM includes a driver
21 circuit, for example, a DQ Buffer, having a data input connected to the integrated circuit and a
22 data output connected to a transmission line leading to the external circuit.

23 26. The ESMT DDR3 SDRAM is capable of adjusting the output impedance of the
24 driver circuit, and does so through an impedance adjusting means for adjusting the output
25 impedance of the driver circuit according to impedance adjusting data. For example, the ESMT
26 DDR3 SDRAM adjusts the output impedance of the driver circuit using pull-up and pull-down
27 resistors. The ESMT DDR3 SDRAM also contains a dummy circuit comprising a dummy driver
28 circuit and a dummy transmission line, the dummy driver circuit and the dummy transmission line

1 are electrical replicas of the driver circuit and the transmission line, for example including the ZQ
2 Cal module and the RZQ reference resistor of the ESMT DDR3 SDRAM, respectively.

3 27. The ESMT DDR3 SDRAM also contains an impedance control circuit for
4 controlling the output impedance of the driver circuit, the impedance control circuit being
5 connected to the dummy circuit and the impedance adjusting means. For example, the ESMT
6 DDR3 SDRAM uses the ZQ Calibration command to calibrate DRAM Ron values, corresponding
7 to the output impedance of the driver circuit. The ESMT DDR3 SDRAM further transfers
8 calibrated values from the calibration engine to DRAM IO.

9 28. The ESMT DDR3 SDRAM's use of ZQ Calibration indicates that the impedance
10 control circuit of the ESMT DDR3 SDRAM is configured to control the impedance of the driver
11 circuit by determining the impedance adjusting data necessary for matching the output impedance
12 of the dummy driver circuit to the impedance of the dummy transmission line and outputting the
13 determined impedance adjusting data to the impedance adjusting means of the driver circuit. For
14 example, the ESMT DDR3 SDRAM uses the ZQ Calibration command to calibrate DRAM Ron
15 values, corresponding to the output impedance of the driver circuit. The ESMT DDR3 SDRAM
16 further transfers calibrated values from the calibration engine to DRAM IO. The dummy driver
17 circuit is a scaled down replica of the driver circuit.

18 29. Claim 4 of the '882 patent depends on claim 1, and claims "The output driver
19 according to claim 1, wherein the driver circuit is a push-pull on-chip current driver." The driver
20 circuit of the ESMT DDR3 SDRAM is a push-pull on-chip current driver.

21 30. Upon information and belief, other ESMT products similarly infringe one or more
22 claims of the '882 Patent. The specific part numbers of all ESMT products that practice one or
23 more claims of the '882 Patent are not presently known to Polaris. Polaris accuses of
24 infringement all ESMT products that contain features and functions similar to those described
25 above that practice one or more claims of the '882 Patent.

26 31. ESMT has had notice of the '882 Patent and of its infringement of the '882 Patent
27 since at least September 20, 2017. Before initiating this litigation, Polaris attempted to engage
28 ESMT in discussions about Polaris's belief that ESMT requires a license to the '882 Patent. On

1 the assumption that ESMT would participate in good faith licensing discussions, Polaris
2 transmitted to ESMT information demonstrating ESMT's use of the inventions claimed in the
3 '882 Patent. Polaris invited ESMT to discuss Polaris's concerns and to seek mutually agreeable
4 resolution. However, ESMT did not respond to that correspondence and, to date, has not
5 communicated with Polaris. Nevertheless, and despite its knowledge that it infringes one or more
6 claims of the '882 Patent, ESMT continues to infringe the '882 Patent. ESMT's infringement of
7 the '882 Patent has therefore been, and continues to be, willful, deliberate, and egregious, and has
8 caused and continues to cause substantial damage to Polaris.

9 **SECOND CLAIM FOR RELIEF**

10 **Infringement of U.S. Patent No. 6,728,143**

11 32. Polaris realleges and incorporates by reference the allegations of paragraphs 1-14,
12 inclusive, as if set forth in full herein.

13 33. ESMT has infringed, and continues to infringe, at least claims 1 and 2 of the '143
14 patent. ESMT sells or offers to sell in the United States, products, such as ESMT DDR3 SDRAM
15 that meet each and every limitation of claim 1.

16 34. Claim 1 of the '143 Patent is directed to an integrated memory. The integrated
17 memory comprises:

- 18 a. a memory cell array having memory cells;
- 19 b. a control circuit for controlling a memory access selected from the group
20 consisting of a read memory access for reading out a data signal from one
21 of said memory cells and a write memory access for writing a data signal
22 into one of said memory cells;
- 23 c. for performing the memory access, said control circuit designed for
24 receiving an access command selected from the group consisting of an
25 activation command, a read command, and a write command;
- 26 d. for performing the memory access, said control circuit designed for
27 receiving a configuration value in a combined manner with the access
28 command; and

- 1 e. the configuration value being selected from the group consisting of a CAS
2 latency value and a value for specifying a burst access.

3 35. ESMT DDR3 SDRAM contains a memory cell array having memory cells. The
4 ESMT DDR3 SDRAM contains a control circuit for controlling read and write memory accesses,
5 for example the command decoder, column counter, mode register, and control signal generator
6 modules of the ESMT DDR3 SDRAM. The control circuit of the ESMT DDR3 SDRAM is
7 designed to receive access commands in the form of activation commands, read commands (e.g.,
8 BC4, BL8), and write commands (e.g., BC4, BL8). The control circuit is further designed to
9 receive a configuration value in a combined manner with the access command, e.g., BC# values.
10 The BC# configuration value received by the ESMT DDR3 SDRAM is, for example, a value for
11 specifying a burst access.

12 36. Claim 2 of the '143 Patent is dependent upon Claim 1, and claims "The integrated
13 memory according to claim 1, wherein: said control circuit is designed to receive a multi-bit
14 signal that includes the access command and the configuration value."

15 37. The control circuit of the ESMT DDR3 SDRAM is designed to receive a multi-bit
16 signal that includes the access command and the configuration value, including bits for CS#,
17 RAS#, CAS#, WE#, A12/BC#.

18 38. Upon information and belief, other ESMT products similarly infringe one or more
19 claims of the '143 Patent. The specific part numbers of all ESMT products that practice one or
20 more claims of the '143 Patent are not presently known to Polaris. Polaris accuses of
21 infringement all ESMT products that contain features and functions similar to those described
22 above that practice one or more claims of the '143 Patent.

23 39. ESMT has had notice of the '143 Patent and of its infringement of the '143 Patent
24 since at least September 20, 2017. Before initiating this litigation, Polaris attempted to engage
25 ESMT in discussions about Polaris's belief that ESMT requires a license to the '143 Patent. On
26 the assumption that ESMT would participate in good faith licensing discussions, Polaris
27 transmitted to ESMT information demonstrating ESMT's use of the inventions claimed in the
28 '143 Patent. Polaris invited ESMT to discuss Polaris's concerns and to seek mutually agreeable

1 resolution. However, ESMT did not respond to that correspondence and, to date, has not
2 communicated with Polaris. Nevertheless, and despite its knowledge that it infringes one or more
3 claims of the '143 Patent, ESMT continues to infringe the '143 Patent. ESMT's infringement of
4 the '143 Patent has therefore been, and continues to be, willful, deliberate, and egregious, and has
5 caused and continues to cause substantial damage to Polaris.

6 **THIRD CLAIM FOR RELIEF**

7 **Infringement of U.S. Patent No. 7,532,523**

8 40. Polaris realleges and incorporates by reference the allegations of paragraphs 1-14,
9 inclusive, as if set forth in full herein.

10 41. ESMT has infringed, and continues to infringe, at least claims 1 and 2 of the '523
11 patent. ESMT sells or offers to sell in the United States, products, such as ESMT DDR3 SDRAM
12 that meet each and every limitation of claim 1.

13 42. Claim 1 of the '523 Patent is directed to memory chip. The memory chip
14 comprises

- 15 a. a terminal;
- 16 b. a termination circuit coupled to the terminal and configured to terminate
17 the terminal according to a settable resistance value;
- 18 c. a control command port for receiving a control command signal for
19 affecting accessibility of the memory chip;
- 20 d. a control circuit connected to the termination circuit and configured to set
21 the resistance value as a function of the received control command signal;
22 and
- 23 e. a termination port to receive a termination signal, wherein the control
24 circuit is configured to selectively terminate the terminal with the set
25 resistance value in response to the termination signal,
- 26 f. wherein the control circuit, as a function of the termination signal,
27 selectively performs one of: (i) terminates the terminal with the set
28 resistance value after a first time delay; and (ii) does not terminate the

1 terminal in accordance with a second time delay, the first time delay being
2 sufficiently long to set the resistance value.

3 43. ESMT DDR3 SDRAM contains a terminal, for example, the DQ (DQL/DQU) pin
4 of the bi-directional data bus. The ESMT DDR3 SDRAM contains a termination circuit coupled
5 to the terminal and configured to terminate the terminal according to a settable resistance value.
6 The ESMT DDR3 SDRAM's On-Die Termination feature "allows the DRAM to turn on/off
7 termination resistance ... vis the ODT control pin." The resistance values can be set, for
8 example, to RZQ/4 or RZQ/2. The ESMT DDR3 SDRAM contains a control command port, for
9 example the CKE, \overline{CS} , \overline{RAS} , \overline{CAS} , and \overline{WE} pins, for receiving a control command signal for
10 affecting accessibility of the memory chip, for example, the Mode Register Set signals. The
11 ESMT DDR3 SDRAM contains a control circuit. The control circuit is configured to set the
12 resistance value as a function of the received control command signal, for example, resistance
13 values such as RZQ/4 or RZQ/2. The ESMT DDR3 SDRAM further contains a termination port,
14 such as an ODT pin, to receive a termination signal. The control circuit is configured to
15 selectively terminate the terminal with the set resistance value, e.g., RTT_WR, in response to the
16 termination signal. Furthermore, the control circuit of the ESMT DDR3 SDRAM, as a function
17 of the termination signal, selectively performs one of: (i) terminates the terminal with the set
18 resistance value (e.g., RTT_WR) after a first time delay (e.g., ODTLon); and (ii) does not
19 terminate the terminal in accordance with a second time delay (ODTLoFF), the first time delay
20 being sufficiently long to set the resistance value.

21 44. Claim 2 of the '523 Patent is dependent upon Claim 1, and claims "The memory
22 chip of claim 1, wherein the control circuit is configured such that, as a function of the received
23 control command signal, the resistance value is set to a first resistance value after a first
24 predetermined switchover time and is set to a second resistance value after a second
25 predetermined switchover time."

26 45. The ESMT DDR3 SDRAM is configured such that, as a function of the received
27 control command signal, the resistance value is set to a first resistance value (e.g., RTT_WR)
28 after a first predetermined switchover time (e.g., ODTLon) and is set to a second resistance value

1 (e.g., RTT_NOM) after a second predetermined switchover time (e.g., ODTLoff).

2 46. Upon information and belief, other ESMT products similarly infringe one or more
3 claims of the '523 Patent. The specific part numbers of all ESMT products that practice one or
4 more claims of the '523 Patent are not presently known to Polaris. Polaris accuses of
5 infringement all ESMT products that contain features and functions similar to those described
6 above that practice one or more claims of the '523 Patent.

7 47. ESMT has had notice of the '523 Patent and of its infringement of the '523 Patent
8 since at least September 20, 2017. Before initiating this litigation, Polaris attempted to engage
9 ESMT in discussions about Polaris's belief that ESMT requires a license to the '523 Patent. On
10 the assumption that ESMT would participate in good faith licensing discussions, Polaris
11 transmitted to ESMT information demonstrating ESMT's use of the inventions claimed in the
12 '523 Patent. Polaris invited ESMT to discuss Polaris's concerns and to seek mutually agreeable
13 resolution. However, ESMT did not respond to that correspondence and, to date, has not
14 communicated with Polaris. Nevertheless, and despite its knowledge that it infringes one or more
15 claims of the '523 Patent, ESMT continues to infringe the '523 Patent. ESMT's infringement of
16 the '523 Patent has therefore been, and continues to be, willful, deliberate, and egregious, and has
17 caused and continues to cause substantial damage to Polaris.

18 WHEREFORE, Polaris prays that judgment be entered in its favor and against ESMT as
19 follows:

- 20 a. For damages in an amount according to proof, but no less than a reasonable royalty
21 for infringement of the patents in suit;
- 22 d. For enhanced damages pursuant to 35 U.S.C. § 284;
- 23 e. For prejudgment and post-judgment interest as provided by law;
- 24 e. For costs of suit and reasonable attorneys' fees incurred herein; and
- 25 f. For such other relief as the Court deems proper.
- 26
27
28

1 Dated: December 15, 2017

2 ROBERT E. FREITAS
3 JASON S. ANGELL
4 JING H. CHERNG
5 FREITAS ANGELL & WEINBERG LLP

6 */s/ Jason S. Angell*

7 _____
8 Jason S. Angell
9 Attorneys for Plaintiff
10 Polaris Innovations Ltd.

11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

DEMAND FOR JURY TRIAL

Pursuant to Rule 38 of the Federal Rules of Civil Procedure, Polaris demands a trial by jury on all issues so triable.

Dated: December 15, 2017

ROBERT E. FREITAS
JASON S. ANGELL
JING H. CHERNG
FREITAS ANGELL & WEINBERG LLP

/s/ Jason S. Angell
Jason S. Angell
Attorneys for Plaintiff
Polaris Innovations Ltd.