Colby B. Springer (214868)				
cspringer@polsinelli.com				
hyang@polsinelli.com				
Miya Yusa (314563) myusa@polsinelli.com				
Polsinelli <i>LLP</i> Three Embarro dans Contan Swite 2400				
San Francisco, California 94111				
T: 415.248.2100 F· 415.248.2101				
Polsinelli <i>LLP</i>				
thpnguyen@polsinelli.com				
Palo Alto, CA 94304				
T: 650.461.7700 F: 650.461.7701				
Attempting for DI-intiff ANZA TECHNICLOCK				
Attorneys for Plaintiff ANZA TECHNOLOGY	, INC.			
UNITED STATES	DISTRICT COURT			
NORTHERN DISTR	LICT OF CALIFORNIA			
SAN JOSE DIVISION				
ANZA TECHNOLOGY, INC., a California corporation,	Case No. 5:17-cv-07289-LHK			
Plaintiff, v.	FIRST AMENDED COMPLAINT FOR PATENT INFRINGEMENT			
TOSHIBA AMERICA ELECTRONIC	DEMAND FOR JURY TRIAL			
COMPONENTS, INC., a California corporation, and TOSHIBA MEMORY				
AMERICA, INC., a California corporation.				
Defendants.				
L				
Plaintiff Anza Technology, Inc., by an	d through its undersigned counsel complains and			
alleges against Defendants Toshiba Americ	a Electronic Components, Inc. ("TAEC") and			
Toshiba Memory America, Inc. ("TMA") as fol	llows:			
5:17-cv-	5:17-cv-07289-LHK			
FIRST AMENDED COMPLAIN	T FOR PATENT INFRINGEMENT			

1

6

7

NATURE OF THE ACTION

This is a civil action for patent infringement arising under the laws of the United
 States relating to patents, 35 U.S.C. § 101 *et seq*. The statutory provisions at issue in the civil
 action include, without limitation, 35 U.S.C. §§ 271 and 281. Plaintiff Anza Technology, Inc.
 seeks monetary damages for patent infringement.

JURISDICTION AND VENUE

8 2. This court has subject matter jurisdiction over this case for patent infringement
9 under 28 U.S.C. §§ 1331 and 1338(a). This court further has subject matter jurisdiction over this
10 case for patent infringement pursuant to the patent laws of the United States of America, 35
11 U.S.C. § 101, *et seq.*

3. Venue properly lies within the Northern District of California. Venue is properly
vested with the Northern District of California pursuant to the provisions of 28 U.S.C. §§
1391(b), (c), and 1400(b). Defendant TAEC previously sought transfer of this action from the
United States District Court for the Eastern District of California. Defendant TAEC did not
contest transfer of this action to the Northern District of California.

17 4. Defendant TAEC is a California corporation. TAEC-by its own admission-18 maintains its principal place of business at 5231 California Avenue, Irvine, California. TAEC-19 by its own admission-employs 248 people, 131 of which are located in San Jose, California. 20 TAEC—by its own admission—employs individuals that may be able to provide corporate 21 testimony regarding TAEC's sales and marketing of its past and future products in the United 22 States. Those persons, according to TAEC, are located in or near San Jose, California. San Jose, 23 California, is located within the jurisdictional limits of the Northern District of California. San 24 Jose, California, is located within the San Jose division of the Northern District of California.

- 5. Defendant TMA is a California corporation. As of October 1, 2017—according
 to declarations made by TAEC—TAEC's business related to at least flash memory products was
 "spun off" to TMA. TMA—according to the California Secretary of State—maintains an office
- 28

at 2610 Orchard Parkway, San Jose, California. San Jose, California, is located within the 1 2 jurisdictional limits of the Northern District of California. San Jose, California, is located within 3 the San Jose division of the Northern District of California.

4

19

20

21

22

23

24

25

26

27

28

6. This Court has personal jurisdiction over TAEC because TAEC is incorporated 5 under the laws of the State of California. This Court has personal jurisdiction over TAEC 6 because TAEC's business is conducted mainly in San Jose and Irvine, California. This Court has 7 personal jurisdiction over TAEC because TAEC has transacted continuous and systematic 8 business within the State of California. Such continuous and systematic business includes but is 9 not limited to certain of the infringing activities complained of herein. Those infringing 10 activities have caused harm to Plaintiff Anza Technology, Inc. in the State of California.

This Court has personal jurisdiction over TMA because TMA is incorporated 11 7. 12 under the laws of the State of California. This Court has personal jurisdiction over TMA 13 because TMA's business is believed to be conducted in and around San Jose, California. This 14 Court has personal jurisdiction over TMA because TMA has transacted continuous and 15 systematic business within the State of California. Such continuous and systematic business 16 includes but is not limited to certain of the infringing activities complained of herein. Those 17 infringing activities have caused harm to Plaintiff Anza Technology, Inc. in the State of 18 California.



PARTIES

8. Plaintiff Anza Technology, Inc. ("Anza") is a corporation organized and existing
under the laws of the State of California. Plaintiff Anza maintains an office and principal place
of business at 4121 Citrus Avenue, Suite 4, Rocklin, California. Anza is a designer,
manufacturer, and seller of products directed to the manufacture and assembly of electronics
including the bonding of electrostatic-sensitive devices.

9. TAEC is a California corporation. TAEC maintains its principal place of business
at 5231 California Avenue, Irvine, California. TAEC maintains operations in San Jose,
California. TAEC is the North America electronic components business of Toshiba Corporation.
TAEC offers high-end microcontrollers, application specific integrated circuits, and application
specific standard products for automotive, multimedia, industrial, telecoms and networking
applications. TAEC also offers power semiconductor solutions and storage products including
hard disk drives.

14 10. TMA is a California corporation. As of October 1, 2017, TMA operates *inter alia*15 the solid state drive and flash memory product business previously controlled by TAEC. TMA
16 maintains an office at 2610 Orchard Parkway, San Jose, California. TMA is the United States17 based subsidiary of Toshiba Memory Corporation. Toshiba Memory Corporation is part of the
18 electronic devices business domain of Toshiba Corporation.

19 20

1

BACKGROUND

21 11. JEDEC was formerly known as the Joint Electron Device Engineering Council. 22 JEDEC is now known as the JEDEC Solid State Technology Association. JEDEC develops 23 open standards for the microelectronics industry. JEDEC's mission is to create standards to meet 24 the diverse technical and developmental needs of the industry. JEDEC brings manufacturers and 25 suppliers together to participate in various committees and subcommittees. JEDEC's 26 collaborative efforts ensure product interoperability thereby benefitting the industry by 27 decreasing time-to-market and reducing product development costs. The creation of standards

by way of collaboration through committees and subcommittees is sometimes referred to as
 'Standard Setting.' JEDEC is sometimes referred to as a Standards Setting Organization
 ("SSO").

4 12. Among the standards developed by JEDEC are those for addressing the 5 phenomenon known as electrostatic discharge (ESD). ESD is the sudden flow of electricity between two electrically charged objects caused by contact, an electrical short, or dielectric 6 7 breakdown. ESD can cause a range of harmful effects of importance in the electronics industry, 8 specifically with regard to integrated circuits. Integrated circuits like memory and 9 semiconductor devices can suffer permanent damage when subjected to ESD as discussed herein. 10 13. A packaged integrated circuit includes one or more semiconductor dies. 11 Semiconductor dies are generally mounted on a substrate and encapsulated in a mold as 12 illustrated below in FIGURE 1. The substrate is the solid substance onto which another object-13 the semiconductor die-is etched, deposited, or otherwise fabricated. Mold compounds are the 14 plastics used to encapsulate electronic packages such as a semiconductor die. A die coupled to a 15 substrate and encapsulated in a mold is illustrated in FIGURE 1. substrate 16 semiconductor die interconnect 17 18 19 20 interconnect

FIGURE 1

bonding wire

mold

21

22

23

27

28

The packaged integrated circuit illustrated in FIGURE 1 includes interconnects (e.g., leads or pads). Interconnects are electrically coupled to the corresponding inputs and outputs of the semiconductor die to allow signals to pass between the die and other electronic componentry.

Coupling of interconnects to the semiconductor die is referred to as bonding. In FIGURE 1, the
 die is bonded to the interconnects using bonding wire.

3 14. Bonding also encompasses coupling interconnects to a printed circuit board 4 (PCB). A PCB mechanically supports and electrically connects the die package to other 5 electrical components that might be found on the PCB using conductive tracks, pads, or other 6 features. A Toshiba Memory America single-cell (SLC) NAND flash memory device (model 7 number TC58NVG0S3HTA00) is shown below as FIGURE 2. The flash memory device shown 8 in FIGURE 2 includes a digital integrated circuit encompassed in a mold (i.e., a package) in 9 which the semiconductor die is internally bonded to a series of interconnects. Those 10 interconnects are then externally bonded to a PCB, which is electronically coupled to other 11 componentry. As a result of the internal bonding of the die within the package and the 12 subsequent bonding of the package to the PCB, the device of FIGURE 2 is able to perform 13 storage functions. 14 IIBA AJO N 13129 A 15 16 TC58NVG0S3HTA00 17 18 19 FIGURE 2 20 15. Interconnects are not limited to pins or wires. Other bonding techniques may be 21 used. For example, a ball grid array (BGA) assembly technique may be implemented in the 22 bonding process. A BGA assembly technique involves an array of conductive balls arranged on 23 the face of the chip rather than the pins located along the sides as shown in FIGURE 1. An 24 illustration of a ball grid array is shown in FIGURE 3 below. 25 26 27 28 5:17-cv-07289-LHK FIRST AMENDED COMPLAINT FOR PATENT INFRINGEMENT



cross-sectional view of the capillary bonding tool 10 as shown and described in FIG. 1 [of the
'479 Patent]." '479:3:10-11. "[T]he chamfer surface 16 is provided to allow for smoother
looping of the [bonding] wire as the bonding tool 10 is moved from the bonding pad on an
integrated circuit to the bonding pad (not shown) on a lead frame of an integrated circuit
assembly." '479:3:20-24.



15 19. Another type of bonding is known as 'flip chip' bonding. Like wire bonding, flip chip bonding is a method for interconnecting an integrated circuit with other electrical 16 17 components. Unlike wire bonding, interconnects are established utilizing solder bumps 18 deposited on a substrate or package. Flip chip microelectronic assembly is the direct electrical 19 connection of face-down (or flipped) integrated circuit chips onto substrates or semiconductor 20 packages onto PCBs using conductive bumps. The bumped die or package is flipped and placed 21 face down so that the bumps directly connect to the substrate or PCB. This technique is in 22 contrast to wire bonding where the die or package is mounted upright and wires establish 23 interconnects.

(FIGURE 1 and 2 of the '479 Patent)

24 20. Naturally occurring electrostatic charges of varying degrees can build up when
25 bonding tools come in contact with the die, package, or bonding medium. Electrostatic charges
26 can even build up when a die or package is removed from storage or a transport vessel and
27 placed on the wafer or PCB before any bonding takes place. Without strict safeguards,

28

6

7

8

9

10

11

12

13

14

1 electrostatic charges can be built up from almost any contact and through almost any activity. If 2 enough static is generated, discharge can occur and damage to an electronic component may 3 result. The threat of ESD is present in microelectronics assembly utilizing both wire and flip 4 chip bonding techniques. There is a need to dissipate and/or block such a static build up as to 5 avoid damage to the electrical componentry being bonded.

21. 6 Electronics manufacturers establish electrostatic protective areas free of static 7 using measures to prevent (dis)charging. This includes the use of bonding tools, apparatus, and 8 techniques that obviate a buildup of ESD or otherwise dissipate the same. JEDEC has taken a 9 leadership role in developing standards for ESD since the early 1980s. This includes developing 10 standards for device handling related to ESD. JEDEC is accredited by the American National Standards Institute (ANSI). ANSI oversees the creation, promulgation, and use of norms and 11 12 guidelines for various industries. ANSI is actively engaged in accreditation to assess the 13 competence of organizations determining conformance to standards. The Electrostatic Discharge 14 Association (ESDA), too, is a professional association dedicated to advancing the theory and 15 practice of ESD avoidance. The foregoing groups are cumulatively referred to as "ESD Standards Organizations" and develop, collectively or on their own, "ESD Standards." 16

17 22. For example, ESDA and JEDEC have-since October 2008-had a joint 18 memorandum of understanding concerning the development of ESD Standards and publications 19 in the field of ESD. The ESDA and JEDEC entered into such an agreement in the best interest of 20 their organizations, their membership, and the electronics industry. Notwithstanding the 21 foregoing joint relationship, JEDEC has-since December 1999-through at least JEDEC 22 Standard No. 625-A ("Requirements for Handling Electrostatic-Discharge-Sensitive (ESDS) 23 Devices") indicated that JEDEC members should "incorporate these minimal requirements into 24 their ESD control program to provide a consistent protection level for their products." JEDEC 25 Standard No. 625-A is attached hereto as Exhibit A.

26

28

23. JEDEC Standard No. 625-A, for example, "establishes the minimum requirements 27 for Electrostatic Discharge (ESD) control methods and materials used to protect electronic

devices that are susceptible to damage or degradation from electrostatic discharge (ESD)."
JEDEC Standard No. 625-A continues in noting that "[t]he passage of a static charge through an
electrostatic-discharge-sensitive (ESDS) device can result in catastrophic failure or performance
degradation of the part." Table 1 of Section 6.1 of JEDEC Standard No. 625-A, for example,
requires the use of an ESD protected area, workstations, and tools having a resistance to ground
of less than 10⁹ ohms. JEDEC Standard No. 625-A also references static dissipative material as
"[a] material having a surface resistance between 1 x 10⁵ ohms and 1x10¹¹ ohms."

8 Like JEDEC Standard No. 625-A, subsequent and ancillary ESD Standards 24. 9 implemented by various ESD Standards Organizations require, in part, the use of tools made of 10 dissipative materials having approximately the same resistance values in connection with 11 handling integrated circuits that are particularly sensitive to ESD events. These resistance ranges 12 are low enough to prevent the discharge of a charge to an ESD sensitive device such as flash 13 memory, including the Accused Products as further discussed herein. These ranges are also high enough to avoid current flows that may damage a device such as an integrated circuit die and/or 14 15 package.

16 For example, JEDEC Standard 625-B ("Requirements for Handling Electrostatic-25. 17 Discharge-Sensitive (ESDS) Devices"), which is attached hereto as Exhibit B, "replaces JESD625-A and JEDEC Standard No. 42." In a manner similar to its predecessor JEDEC 625-18 19 A, the JEDEC 625-B Standard was "prepared to standardize the requirements for a 20 comprehensive Electrostatic Discharge (ESD) control program for handling ESD-Sensitive 21 (ESDS) devices." JEDEC 625-B "establishes the minimum requirements for Electrostatic 22 Discharge (ESD) control methods and materials used to protect electronic devices that are 23 susceptible to damage or degradation from electrostatic discharge (ESD)." JEDEC 625-B states 24 that "[t]he device types for which these requirements are applicable include, but are not limited 25 to, ESD-sensitive discrete and integrated circuit semiconductors, multi-chip modules, 26 optoelectronic devices, and thin film passive devices." JEDEC 625-B, too, incorporates a series 27 of other ESD Standards, including but not limited to ANSI/ESD S20.20.

1	26. JEDEC 625-B discusses the use of static dissipative material as "[a] material
2	having a surface resistance between 1 x 10^4 ohms and 1 x 10^{11} ohms." JEDEC 625-B also
3	discusses the applicable use of the standard to include both semiconductor manufacture and
4	semiconductor processing and testing. JEDEC 625-B characterizes manufacture as "from wafer
5	electrical probe through shipment of finished devices," JEDEC 625-B characterizes processing
6	and testing as "from receipt through shipment of finished devices." JEDEC 625-B also
7	incorporates a series of other ESD Standards as set forth in Section 2 of the standard and entitled
8	"Technical References."
9	27. JEDEC has also published a series of other ESD-related standards including but
10	not limited to:
11	* Joint JEDEC / ESDA Human Body Model (JS-001-2017);
12	* Joint JEDEC / ESDA Charged Device Model (JS-002-2014);
13	* Understanding Electrical Overstress (JEP174);
14	* Discontinuing Use of the Machine Model for Device ESD Qualification
15	(JEP172A);
16	* HBM Target Levels (JEP155);
17	* CDM Target Levels (JEP157);
18	* System Level Part 1 Overview (JEP161); and
19	* System Level Part 2 Design Methods (JEP162).
20	28. Each of the foregoing standards seek to avoid inadvertent electrostatic static
21	discharge by implementing manufacturing and quality controls that include the use of bonding
22	tools with resistance high enough to avoid current flows that may damage a device such as an
23	integrated circuit die and/or package. This includes implementing ESD controls related to
24	resisting current flow in ranges between 10^5 and 10^{12} ohms. This further includes maintaining
25	current flows low enough to prevent a discharge.
26	29. Toshiba Memory Corporation is a member of JEDEC. Toshiba Memory
27	Corporation and its affiliated entities, including but not limited to TAEC and TMA, are believed
28	11 5-17_cv_07289_I HK
	FIRST AMENDED COMPLAINT FOR PATENT INFRINGEMENT
	· · · · · · · · · · · · · · · · · · ·

to comply with the ESD Standards published by JEDEC as well as other ESD Standards 1 2 Organizations. Toshiba Memory Corporation and employees of its affiliated entities, including 3 but not limited to TAEC and TMA, are active in JEDEC activities. For example, Douglas 4 Wong—a Senior Engineer in the Memory Business Unit at TAEC—is involved with JEDEC. 5 Douglas Wong has given presentations on behalf of TAEC in conjunction with JEDEC. Such 6 presentations include but are not limited to discussing the development of JEDEC standards and 7 contributing to the same. Douglas Wong is currently believed to be a Senior Engineer in the 8 Memory Business Unit with TMA.

9 30. Toshiba Memory Corporation and its affiliated entities, including but not limited 10 to TAEC and TMA, are also believed to comply with certain ESD standards published by ANSI, 11 including but not limited to ANSI ESD 20.20, which is attached hereto as Exhibit C. ANSI ESD 12 20.20 seeks to provide "technical requirements for establishing, implementing and maintaining 13 an ESD Control Program." Such a program includes utilization of proper "Grounding / 14 Equipotential Bonding Systems" that "shall be used to ensure that ESDS items, personnel and 15 any other conductors that come into contracts with ESDS items (e.g., mobile equipment) are at the same electrical potential." ANSI ESD 20.20 includes Table 3, which sets forth various ESD 16 17 Control Items, which further includes work surfaces:

22

23

24

25

26

27

28

Product Qualificationth **Compliance Verification** ESD Control Required Required **Test Method Test Method** Limit(s)# Limit(s) Point to Point < 1 x 10⁹ ohms ANSI/ESD S4.1 ESD TR53 100 Point to Ground Point to cone by Worksurface < 1 x 10⁹ ohms Groundable Point Section 1 x 10⁹ ohms ANSI/ESD < 200 volts STM4 2 0.0 - 400 1-Table 3 of ANSI ESD 20.20 and specifically tools used at those work surfaces: 12 5:17-cv-07289-LHK

FIRST AMENDED COMPLAINT FOR PATENT INFRINGEMENT



1

18

19

20

21

22

23

24

25

26

27

28

ACCUSED PRODUCTS

32. TAEC's business includes the sale and marketing of products manufactured and
assembled outside of the United States. The products manufactured and assembled outside of
the United States are imported in the United States for sale and marketing. These products
include, prior to October 1, 2017, flash memory products. As of October 1, 2017, the sale and
marketing of flash memory products in the United States is believed to have been "spun off" to
TMA. The aforementioned flash memory products include, but are not limited to, NAND Flash
Memory (the "Accused Products").

9 An example of NAND Flash Memory includes manufacturer part number 33. 10 TC58BYG2S0HBAI6. This example of NAND Flash Memory is a non-volatile integrated 11 circuit that encompasses electrically erasable programmable read-only memory (EEPROM). 12 This particular example of NAND Flash Memory is manufactured utilizing surface mount 13 technology. This particular example of NAND Flash Memory is believed to be manufactured in accordance with JEDEC standards for managing ESD. Certain JEDEC standards incorporate by 14 15 reference other ESD Standards, including but not limited to ANSI. Publically available 16 information related to NAND Flash Memory, manufacturer part number TC58BYG2S0HBAI6 is 17 illustrated below as a part of FIGURE 4:



FIRST AMENDED COMPLAINT FOR PATENT INFRINGEMENT



A data sheet for this particular example of NAND Flash Memory is attached hereto as Exhibit D.
 As can be seen from the above illustration and data sheet attached hereto as Exhibit D, this
 particular example of NAND Flash Memory is manufactured using a BGA manufacturing
 technique.

5 36. TAEC did import, sell, and market and TMA continues to import, sell, and market 6 the Accused Products, including NAND Flash Memory, including but not limited to 7 manufacturer part number TC58BYG2S0HBAI6, in compliance with ESD Standards including 8 those promulgated by JEDEC, ANSI, and other ESD Standards Organizations. By implementing 9 these and other ESD Standards during the manufacturing process, TAEC was able to import, 10 market, and sell and TMA is able to continue importing, marketing, and selling products that 11 avoid inadvertent electrostatic static discharge during bonding. This avoidance occurs through 12 implementing manufacturing and quality controls that involve the use of tools with resistance 13 high enough to avoid current flows that may damage a device such as an integrated circuit die and/or package. This includes implementing ESD controls related to resisting current flow in 14 ranges between 10^5 and 10^{12} ohms. This further includes maintaining current flows low enough 15 16 to prevent a discharge.

17 37. TAEC and/or TMA may have imported, sold, and marketed or may continue to 18 import, sell, and market additional products, including but not limited to other NAND Flash 19 Memory products, that similarly adopt and implement ESD Standards and quality controls in 20 their manufacturing processes prior to import (like those described above) to avoid inadvertent 21 static discharge that might otherwise damage and electronic component. TAEC and/or TMA 22 may have effectuated such import of Accused Products and additional products implementing 23 ESD Standards in conjunction with certain Toshiba manufacturing facilities or Toshiba 24 authorized manufacturing facilities in Japan or otherwise outside the United States.

25 26

27



-
1

THE PATENTS-IN-SUIT

2 On March 12, 2002, the United States Patent and Trademark Office ("USPTO") 38. 3 duly and legally issued U.S. patent number 6,354,479 entitled 'Dissipative Ceramic Bonding 4 Tip,' (the "479 Patent"). Plaintiff Anza is, by way of assignment, owner of the entire right, title, 5 and interest in the '479 Patent and vested with the right to bring this suit for damages. A true and correct copy of the '479 Patent is attached hereto as Exhibit E. 6

7 39. On November 25, 2003, the USPTO duly and legally issued U.S. patent number 8 6,651,864 entitled 'Dissipative Ceramic Bonding Tool Tip,' (the "'864 Patent"). Plaintiff Anza 9 is, by way of assignment, owner of the entire right, title, and interest in the '864 Patent and 10 vested with the right to bring this suit for damages. A true and correct copy of the '864 Patent is 11 attached hereto as Exhibit F.

12

24

25

26

27

28

40. The foregoing patents are collectively referred to as the "Patents-in-Suit" and are 13 incorporated into this First Amended Complaint as if fully set forth herein.

14 41. Defendants TAEC and TMA are successors in interest of an entity formerly 15 known as Toshiba American Information Systems, Inc. of Irvine, California. Toshiba American 16 Information Systems, Inc. of Irvine, California, was previously involved in an investigation 17 before the United States International Trade Commission. That investigation was captioned In 18 the Matter of Certain Hard Disks Drives, Components Thereof, and Products Containing the 19 Same (Inv. No. 337-TA-616). The complaint for Investigation number 337-TA-616 was filed on 20 September 10, 2007. Investigation number 337-TA-616 commenced on October 15, 2007. 21 Investigation number 337-TA-616 involved both of the Patents-in-Suit. TAEC and TMA have, 22 therefore, been aware of the claims of the Patents-in-Suit by virtue of their predecessor-in-23 interest since at least October 15, 2007.

1	<u>COUNT ONE</u>
2	INFRINGEMENT OF THE '479 PATENT BY DEFENDANTS
3	42. Plaintiff re-alleges each of the foregoing paragraphs 1-41 as if fully set forth
4	herein.
5	43. Defendants infringe (at least) claim 39 of the '479 Patent under 35 U.S.C. §
0 7	271(g). Claim 39 of the '479 Patent recites as follows:
/ 8	39. The method of claim 37 wherein said dissinative material has a high
9	enough stiffness to resist bending when hot and has a high enough abrasiveness to function for at least two uses.
10	44. Claim 37 of the '479 Patent—from which claim 39 depends—recites as follows:
11	37. A method of using a bonding tip, comprising bonding a device
12 13	using a bonding tip made with a dissipative material that has a resistance low enough to prevent a discharge of charge to said device and high enough to avoid current flow large enough to damage said device.
14	45. Section 271(g) of Title 35 allows for a claim of infringement whenever a party—
15	without authority-imports into the United States or offers to sell, sells, or uses within the
16 17	United States a product that is made by a process patented in the United States if said
18	infringement occurs during the term of said patent. The '479 Patent-and claim 39 thereof-is
19	currently in force. Anza has not granted authority to TAEC or TMA to import into the United
20	States any product-including the Accused Products (specifically including but not limited to
21	NAND Flash Memory like that embodied in manufacturer part number TC58BYG2S0HBAI6)—
22	covered by claim 39 of the '479 Patent.
23	46. TAEC and TMA have admitted that the Accused Products (specifically including
24	but not limited to NAND Flash Memory like that embodied in manufacturer part number
23 26	TC58BYG2S0HBAI6) are manufactured outside of the United States. TAEC and TMA admit
27	that their involvement with the Accused Products (specifically including but not limited to
28	
	5:17-cv-07289-LHK FIRST AMENDED COMPLAINT FOR PATENT INFRINGEMENT

1

2

3

4

5

6

NAND Flash Memory like that embodied in manufacturer part number TC58BYG2S0HBAI6) is the sale and marketing of the same. TAEC and TMA have not alleged that they undertake any change to the design or manufacture of the Accused Products (specifically including but not limited to NAND Flash Memory like that embodied in manufacturer part number TC58BYG2S0HBAI6) upon its arrival in the United States or prior thereto.

47. Plaintiff Anza is not aware of any material change to the Accused Products 7 8 (specifically including but not limited to NAND Flash Memory like that embodied in 9 manufacturer part number TC58BYG2S0HBAI6) upon its entry or prior to said entry into the 10 Anza therefore alleges that NAND Flash Memory like that embodied in United States. 11 manufacturer part number TC58BYG2S0HBAI6 and that has been sold and marketed in the 12 United States by TAEC and that continues to be marketed and sold in the United States by TMA 13 has not been significantly altered or subjected to any real difference from the time of 14 manufacture using Anza's patented methodologies to the time of import and subsequent 15 marketing and sale in the United States. Anza further contends that it is not aware of any 16 17 commercially viable non-infringing processes that might have resulted in the manufacture of the 18 Accused Products that are imported into the United States for later marketing and sale

48. The Accused Products (specifically including but not limited to NAND Flash
Memory like that embodied in manufacturer part number TC58BYG2S0HBAI6) are sold as
individual components and therefore cannot be said to be trivial and nonessential products in that
they are, in fact, the product being sold and marketed.

49. Further, and with respect to claim 37, Defendant TAEC admits that the Accused
Products that it sells and markets include electronic componentry bonded to a substrate.
Defendant TMA has, since October 1, 2017, taken on the sale and marketing of these Accused
Products that include electronic componentry that are bonded to a substrate. The Accused

Products are manufactured and assembled—including the bonding of componentry to a
substrate—outside of the United States. TAEC further admitted that these bonding processes
include, at least, wire bonding as described above.

5 50. Surface mounted technology inherently leads to the creation of electrostatic 6 conditions that may result in ESD. To combat ESD, TAEC has imported (or has caused to be 7 imported) and TMA does now import (or does cause to be imported) the Accused Product, 8 which is manufactured in accordance and compliance with JEDEC standards as confirmed below 9 in FIGURE 6, which comes from publically available literature concerning, at the least, 10 manufacturer part number TC58BYG2S0HBAI6, which is believed to be representative of other 11 types of NAND Flash Memory and Accused Product:

12

13

14

15

16

17

18

Tray usually refers to a JEDEC standard matrix tray measuring 12.7x5.35 inches and either 0.25 or 0.40 inches tall. Trays are usually constructed from plastic, but aluminum is permissible. JEDEC trays contain slots to allow air to pass vertically and are rated for at least 140°C to allow drying of parts in industrial ovens. Trays are stackable and feature a chamfered corner indicating the orientation of pin one of the parts. Trays are packaged according to the ESD (ElectroStatic Discharge) and MSL (Moisture Sensitivity Level) protection requirements determined by the manufacturer.

FIGURE 6

19 51. Defendants TAEC and TMA are also affiliated with members of certain ESD
20 Standard Organizations. Defendants TAEC and TMA further employ individuals—including
21 senior engineers—that are involved with and promote ESD Standard Organizations and ESD
23 Standards promulgated by these organizations.

52. In light of the foregoing, it is believed that the foregoing bonding processes are
 undertaken in accordance with one or more ESD Standards, including but not limited to JEDEC
 625-A and/or JEDEC 625-B. The aforementioned bonding processes are further believed to be
 undertaken in accordance with one or more ESD Standards, including but not limited to ANSI
 and/or JEDEC 625-B. The aforementioned bonding processes are further believed to be
 undertaken in accordance with one or more ESD Standards, including but not limited to ANSI
 5:17-cv-07289-LHK

FIRST AMENDED COMPLAINT FOR PATENT INFRINGEMENT

ESD 20.20. JEDEC 625-A, JEDEC 625-B, and ANSI ESD 20.20 all require the use of
dissipative tools to minimize electrostatic discharge. The resistance ranges set forth in JEDEC
625-A, JEDEC 625-B, and ANSI ESD 20.20 require a resistance low enough to prevent a
discharge to a device being bonded. The resistance ranges set forth in JEDEC 625-A, JEDEC
625-B, and ANSI ESD 20.20 require a resistance high enough to avoid current flow large enough
to damages a device being bonded.

8 53. With respect to claim 39—which depends from claim 37 and that Anza alleges 9 is infringed under 35 U.S.C. § 271(g)-TAEC has sold and marketed and TMA does now sell 10 and market an imported product that is manufactured using JEDEC and ANSI compliant 11 standards and—further—that utilizes dissipative bonding tools that can be used more than once. 12 It would defy commercial manufacturing principles for any manufacturer to replace a bonding 13 tool with each and every bond. For example-referring to the die package in FIGURES 1 and 2 14 -multiple bond points are illustrated. As such, and accepting for the sake of argument TAEC's 15 16 contention that the Accused Products are wire bonded, a bonding tool would be required to 17 facilitate each of those wire bonds if the tool were not used more than once.

18 54. As such, TAEC and TMA infringe—prior to October 1, 2017 and after October 1, 19 2017, respectively-claim 39 of the '479 Patent under 35 U.S.C. § 271(g). TAEC and TMA-20 by virtue of their predecessor in interest-have both been aware of the '479 Patent since at least 21 October 15, 2007 as a result of International Trade Commission investigation number 37-TA-22 616. Notwithstanding their respective knowledge of the '479 Patent since at least October 15, 23 24 2007, TAEC and TMA have both elected to engage in activity that constitutes an infringement of 25 the '479 Patent under 35 U.S.C. § 271(g). Notwithstanding their respective knowledge of the 26 '479 Patent since at least October 15, 2007, TAEC and TMA have both elected not to undertake 27 any efforts to avoid engaging in activity that constitutes an infringement of the '479 Patent under 28

35 U.S.C. § 271(g). Anza alleges that such activity (or conscious lack thereof) is willful in light
of knowledge of the '479 Patent, especially since said knowledge is a result of the predecessor in
interest to TAEC and TMA having been engaged in litigation involving the '479 Patent. Anza
therefore alleges that TAEC and TMA's infringement of the '479 Patent was and remains
willful.

COUNT TWO

INFRINGEMENT OF THE '864 PATENT BY DEFENDANTS

55. Plaintiff re-alleges paragraphs 1-41 and 42-55 as if fully set forth herein.

56. Defendants infringe (at least) claim 28 of the '864 Patent, which recites:

A method of using an electrically dissipative bonding tool tip, having a resistance in the range of 10^5 to 10^{12} ohms, comprising:

providing the electrically dissipative bonding tool tip; bonding a material to a device;

allowing an essentially smooth current to dissipate to the device, the current being low enough so as not to damage said device being bonded and high enough to avoid a build up of charge that could discharge to the device being bonded and damage the device being bonded.

57. Claim 28 recites an electrically dissipative bonding tool tip, specifically the use 18 thereof. Claim 28 would, therefore, be infringed (in part) by placing a bonding tip in a device 19 20 positioned to come in contact with a device being bonded. TAEC and TMA admit, with respect 21 to the Accused Product, including NAND Flash Memory like that embodied in manufacturer part 22 number TC58BYG2S0HBAI6, that said Accused Product is manufactured outside of the United 23 States. TAEC and TMA admit that the manufacture of said Accused Product involves bonding a 24 device to a substrate. The aforementioned bonding activity requires the use of one or more 25 bonding tools—either wire or flip chip bonding, the former of which is admitted to by TAEC and 26 TMA. 27

28

7

8

9

10

11

12

13

14

15

16

17

1	58. Surface mounted technology inherently leads to the creation of electrostatic
2	conditions that may result in ESD. To combat ESD, TAEC has imported and TMA does
3	continue to import the Accused Product, which is manufactured in accordance and compliance
4	with JEDEC standards as confirmed below in reproduced FIGURE 6, which comes from
6	publically available literature concerning, at the least, manufacturer part number
7	TC58BYG2S0HBAI6, which is believed to be representative of other types of NAND Flash
8	Memory and Accused Product:
8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28	 Memory and Accused Product: Tray usually refers to a JEDEC standard matrix tray measuring 12.7x5.35 inches and either 0.25 or 0.40 inches tail. Trays are usually constructed from plastic, but aluminum is permissible. JEDEC trays contain slots to allow air to pass vertically and are rated for at least 140⁷C to allow dring of parts in industrial overs. Trays are stackable and feature a chamfered corner indicating the orientation of pin one of the parts. Trays are packaged according to the ESD (ElectroStatc Discharge) and MSL (Molsture Sensithty Level) protection requirements determined by the manufacturer. FIGURE 6 (reproduced) 59. Defendants TAEC and TMA are also affiliated with members of certain ESD Standard Organizations. Defendants TAEC and TMA further employ individuals—including senior engineers—that are involved with a promote ESD Standard Organizations and ESD Standards promulgated by these organizations. 60. In light of the foregoing, it is believed that the foregoing bonding processes are undertaken in accordance with one or more ESD Standards, including but not limited to JEDEC 625-A, and/or JEDEC625-B. The aforementioned bonding processes are further believed to be undertaken in accordance with one or more ESD Standards, including but not limited to ANSI ESD 20.20. JEDEC 625-A, JEDEC 625-B, and ANSI ESD 20.20 all require the use of dissipative tools to minimize electrostatic discharge. The resistance ranges set forth in JEDEC 625-A, JEDEC 625-B, and ANSI ESD 20.20 all require the use of dissipative tools to minimize electrostatic discharge. The resistance low enough to not damage a
	23 5:17-cv-07289-LHK
	FIRST AMENDED COMPLAINT FOR PATENT INFRINGEMENT

1 device being bonded by way of electro-static discharge. The resistance ranges set forth in 2 JEDEC 625-A, JEDEC 625-B, and ANSI ESD 20.20 all require a resistance high enough to 3 avoid a build-up of a charge large enough to damage a device being bonded as might otherwise 4 occur through ESD discharge. JEDEC 625-A, JEDEC 625-B, and ANSI ESD 20.20 all seek to 5 avoid inadvertent discharges thus JEDEC 625-A, JEDEC-625-B, and ANSI ESD 20.20 all seek 6 to implement an essentially smooth current flow. Further-and as is evidenced by the 7 8 requirements of JEDEC 625-A, JEDEC 625-B, and ANSI ESD 20.20-the resistance range for 9 various dissipative bonding tools and related tool tips is within 10⁵ to 10¹² ohms as is set forth in 10 the asserted claim.

11 61. Anza has not granted authority to TAEC or TMA to import into the United States 12 any product—including the Accused Products (specifically including but not limited to NAND 13 Flash Memory like that embodied in manufacturer part number TC58BYG2S0HBAI6)—covered 14 by claim 28 of the '864 Patent. TAEC and TMA have admitted that the Accused Products 15 (specifically including but not limited to NAND Flash Memory like that embodied in 16 17 manufacturer part number TC58BYG2S0HBAI6) are manufactured outside of the United States. 18 TAEC and TMA admit that their involvement with the Accused Products (specifically including 19 but not limited to NAND Flash Memory like that embodied in manufacturer part number 20 TC58BYG2S0HBAI6) is the sale and marketing of the same. TAEC and TMA have not alleged 21 that they undertake any change to the design or manufacture of the Accused Products 22 (specifically including but not limited to NAND Flash Memory like that embodied in 23 24 manufacturer part number TC58BYG2S0HBAI6) upon its arrival in the United States or prior 25 thereto.

26

27

28

62. Plaintiff Anza is not aware of any material change to the Accused Products (specifically including but not limited to NAND Flash Memory like that embodied in

1 manufacturer part number TC58BYG2S0HBAI6) upon its entry into the United States. Anza 2 therefore alleges that NAND Flash Memory like that embodied in manufacturer part number 3 TC58BYG2S0HBAI6 and that has been sold and marketed in the United States by TAEC and 4 that continues to be marketed and sold in the United States by TMA has not been significantly 5 altered or subjected to any real difference from the time of manufacture using Anza's patented 6 methodologies to the time of import and subsequent marketing and sale in the United States. 7 8 Anza further contends that it is not aware of any commercially viable non-infringing processes 9 that might have resulted in the manufacture of the Accused Products that are imported into the 10 United States for later marketing and sale.

63. The Accused Products (specifically including but not limited to NAND Flash
Memory like that embodied in manufacturer part number TC58BYG2S0HBAI6) are sold as
individual components and therefore cannot be said to be trivial and nonessential products in that
they are, in fact, the product being sold and marketed.

16 64. As such, TAEC and TMA infringe—prior to October 1, 2017 and after October 1, 17 2017, respectively—claim 28 of the '864 Patent under 35 U.S.C. § 271(g). TAEC and TMA-18 by virtue of their predecessor in interest-have both been aware of the '864 Patent since at least 19 October 15, 2007 as a result of International Trade Commission investigation number 37-TA-20 616. Notwithstanding their respective knowledge of the '864 Patent since at least October 15, 21 2007, TAEC and TMA have both elected to engage in activity that constitutes an infringement of 22 the '864 Patent under 35 U.S.C. § 271(g). Notwithstanding their respective knowledge of the 23 24 '864 Patent since at least October 15, 2007, TAEC and TMA have both elected not to undertake 25 any efforts to avoid engaging in activity that constitutes an infringement of the '864 Patent under 26 35 U.S.C. § 271(g). Anza alleges that such activity (or conscious lack thereof) is willful in light 27 of knowledge of the '864 Patent, especially since said knowledge is a result of the predecessor in 28

interest to TAEC and TMA having been engaged in litigation involving the '864 Patent. Anza therefore alleges that TAEC and TMA's infringement of the '864 Patent was and remains willful. 5:17-cv-07289-LHK FIRST AMENDED COMPLAINT FOR PATENT INFRINGEMENT

1	PRAYER FOR RELIEF
2	WHEREFORE, Plaintiff prays for relief and judgment as follows:
3	1. That Defendants have infringed the Patents-in-Suit;
4	2. That Defendants infringement of the Patents-in-Suit has been willful;
6	3. Compensation for all damages caused by Defendants' infringement of the Patents-
7	in-Suit to be determined at trial, including a trebling of the same in light of Defendants'
8	infringement having been willful;
9	4. A finding that this case is exceptional and an award of reasonable attorneys' fees
10	pursuant to 35 U.S.C. § 285;
11	5. Granting Plaintiff pre-and post-judgment interest on its damages, together with all
12	costs and expenses; and,
13	6. Awarding such other relief as this Court may deem just and proper.
15	
16	
17	
18	
19	
20	
21	
22	
24	
25	
26	
27	
28	27 5.17 ov 07280 I UK
	FIRST AMENDED COMPLAINT FOR PATENT INFRINGEMENT

