	Case 3:18-cv-04985 Document 1 Filed 08/15/18 Page 1 of 28				
1	STEVEN A. NIELSEN, CALIFORNIA STATE BAR NO. 133864				
2	(STEVE@NIELSENPATENTS.COM) 100 LARKSPUR LANDING CIRCLE, SUITE	216			
3	LARKSPUR, CA 94939-1743 TELEPHONE:(415) 272-8210				
4	Attorneys for Plaintiff				
5	Attorneys for Plaintiff ALTAIR LOGIX LLC, a Texas limited liability corporation				
6 7	UNITED STATES	DISTRICT COURT			
	NORTHERN DISTR	ICT OF CALIFORNIA			
8 9	SAN FRANCI	SCO DIVISION			
10		PATENT			
	ALTAIR LOGIX LLC,	Case No			
11	Plaintiff,				
12	v.	ORIGINAL COMPLAINT FOR PATENT INFRINGEMENT			
13	ASUS COMPUTER INTERNATIONAL,	AGAINST ASUS COMPUTER INTERNATIONAL			
14	Defendant.	DEMAND FOR JURY TRIAL			
15					
16	Plaintiff Altair Logix LLC files	this Original Complaint for Patent Infringement			
17	against Asus Computer International, and would	l respectfully show the Court as follows:			
18	I. <u>THE</u>	PARTIES			
19 20	1. Plaintiff Altair Logix LLC ("A	Altair Logix" or "Plaintiff") is a Texas limited			
	liability company with its principal place of bus	siness at 15922 Eldorado Pkwy, Suite 500 #1513,			
21 22	Frisco, TX 75035.				
23	2. On information and belief, Defendant Asus Computer International ("Defendant")				
24	is a corporation organized and existing under the laws of California, with a place of business at				
25	800 Corporate Way, Fremont, CA 94539. Defendant has a registered agent at CT Corporation				
26	System, 818 West Seventh Street, Suite 930, Los Angeles, CA 90017.				
27					
28		1-			
	ORIGINAL COMPLAINT FOR PATENT INFRINGEMENT				
	AGAINST ASUS COMPUTER INTERNATIONAL AND JURY DEMAND				

4

5

6

7

8

9

10

## II. JURISDICTION AND VENUE

3. This action arises under the patent laws of the United States, Title 35 of the United States Code. This Court has subject matter jurisdiction of such action under 28 U.S.C. §§ 1331 and 1338(a).

4. On information and belief, Defendant is subject to this Court's specific and general personal jurisdiction, pursuant to due process and the California Long-Arm Statute, due at least to its business in this forum, including at least a portion of the infringements alleged herein. Furthermore, Defendant is subject to this Court's specific and general personal jurisdiction because Defendant is a California corporation.

11 5. Without limitation, on information and belief, within this State and this District, 12 Defendant has used the patented inventions thereby committing, and continuing to commit, acts 13 of patent infringement alleged herein. In addition, on information and belief, Defendant has 14 derived revenues from its infringing acts occurring within California and the Northern District of 15 California. Further, on information and belief, Defendant is subject to the Court's general 16 17 jurisdiction, including from regularly doing or soliciting business, engaging in other persistent 18 courses of conduct, and deriving substantial revenue from goods and services provided to 19 persons or entities in California and the Northern District of California. Further, on information 20 and belief, Defendant is subject to the Court's personal jurisdiction at least due to its sale of 21 products and/or services within California and the Northern District of California. Defendant has 22 committed such purposeful acts and/or transactions in California and the Northern District of 23 24 California such that it reasonably should know and expect that it could be haled into this Court as 25 a consequence of such activity.

- 26
- 27

28

6. Venue is proper in this district under 28 U.S.C. § 1400(b). On information and belief, Defendant is incorporated in California, and it has a place of business within this District.

- 2 -

4

5

6

7

8

9

10

11

19

20

21

- 1 On information and belief, from and within this District Defendant has committed at least a 2 portion of the infringements at issue in this case.
  - 7. For these reasons, personal jurisdiction exists and venue is proper in this Court under 28 U.S.C. § 1400(b).

## III. COUNT I (PATENT INFRINGEMENT OF UNITED STATES PATENT NO. 6,289,434)

8. Plaintiff incorporates the above paragraphs herein by reference.

9. On September 11, 2001, United States Patent No. 6,289,434 ("the '434 Patent") was duly and legally issued by the United States Patent and Trademark Office. The application leading to the '434 patent was filed on February 27, 1998. (Ex. A at cover).

10. The '434 Patent is titled "Apparatus and Method of Implementing Systems on 12 13 Silicon Using Dynamic-Adaptive Run-Time Reconfigurable Circuits for Processing Multiple, 14 Independent Data and Control Streams of Varying Rates." A true and correct copy of the '434 15 Patent is attached hereto as Exhibit A and incorporated herein by reference.

- 16 11. Plaintiff is the assignee of all right, title and interest in the '434 patent, including 17 all rights to enforce and prosecute actions for infringement and to collect damages for all 18 relevant times against infringers of the '434 Patent. Accordingly, Plaintiff possesses the exclusive right and standing to prosecute the present action for infringement of the '434 Patent by Defendant.
- 22 12. The invention in the '434 Patent relates to the field of runtime reconfigurable 23 dynamic-adaptive digital circuits which can implement a myriad of digital processing functions 24 related to systems control, digital signal processing, communications, image processing, speech 25 and voice recognition or synthesis, three-dimensional graphics rendering, and video processing. 26 (Ex. A at col. 1:32-38). The object of the invention is to provide a new method and apparatus for 27 implementing systems on silicon or other chip material which will enable the user a means for 28 **ORIGINAL COMPLAINT FOR PATENT INFRINGEMENT**

1 achieving the performance of fixed-function implementations at a lower cost. (Id. at col. 2:64 – 2 col. 3:1).

3

13. The most common method of implementing various functions on an integrated 4 circuit is by specifically designing the function or functions to be performed by placing on 5 silicon an interconnected group of digital circuits in a non-modifiable manner (hard-wired or 6 fixed function implementation). (Id. at col. 1:42-47). These circuits are designed to provide the 7 fastest possible operation of the circuit in the least amount of silicon area. (Id. at col. 1:47-49). 8 9 In general, these circuits are made up of an interconnection of various amounts of random-access 10 memory and logic circuits. (Id. at col. 1:49-51). Complex systems on silicon are broken up into 11 separate blocks and each block is designed separately to only perform the function that it was 12 intended to do. (Id. at col. 1:51-54). Each block has to be individually tested and validated, and 13 then the whole system has to be tested to make sure that the constituent parts work together. (Id. 14 at col. 1:54-56). This process is becoming increasingly complex as we move into future 15 generations of single-chip system implementations. (Id. at col. 1:57-59). Systems implemented 16 17 in this way generally tend to be the highest performing systems since each block in the system 18 has been individually tuned to provide the expected level of performance. (Id. at col. 1:59-62). 19 This method of implementation may be the smallest (cheapest in terms of silicon area) method 20 when compared to three other distinct ways of implementing such systems. (Id. at col. 1:62-65). 21 Each of the other three have their problems and generally do not tend to be the most cost-22 effective solution. (Id. at col. 1:65-67). 23

14. 24 The first way is implemented in software using a microprocessor and associated 25 computing system, which can be used to functionally implement any system. (Id. at col. 2:1-2). 26 However, such systems would not be able to deliver real-time performance in a cost-effective 27 manner for the class of applications that was described above. (*Id.* at col. 2:3-5). Their use is 28

- 4 -

## Case 3:18-cv-04985 Document 1 Filed 08/15/18 Page 5 of 28

best for modeling the subsequent hard-wired/fixed-function system before considerable design
effort is put into the system design. (*Id.* at col. 2:5-8).

3

4

5

6

7

8

9

10

15. The second way of implementing such systems is by using an ordinary digital signal processor (DSP). (*Id.* at col. 2:9-10). This class of computing machines is useful for real-time processing of certain speech, audio, video and image processing problems and in certain control functions. (*Id.* at col. 2:10-13). However, they are not cost-effective when it comes to performing certain real time tasks which do not have a high degree of parallelism in them or tasks that require multiple parallel threads of operation such as three-dimensional graphics. (*Id.* at col. 2:13-17).

11 16. The third way of implementing such systems is by using field programmable gate 12 arrays (FPGA). (Id. at col. 2:18-19). These devices are made up of a two-dimensional array of 13 fine grained logic and storage elements which can be connected together in the field by 14 downloading a configuration stream which essentially routes signals between these elements. 15 (Id. at col. 2:19-23). This routing of the data is performed by pass-transistor logic. (Id. at col. 16 17 2:24-25). FPGAs are by far the most flexible of the three methods mentioned. (Id. at col. 2:25-18 26). The problem with trying to implement complex real-time systems with FPGAs is that 19 although there is a greater flexibility for optimizing the silicon usage in such devices, the 20 designer has to trade it off for increase in cost and decrease in performance. (Id. at col. 2:26-30). 21 The performance may (in some cases) be increased considerably at a significant cost, but still 22 would not match the performance of hard-wired fixed function devices. (Id. at col. 2:30-33). 23

17. These three ways do not reduce the cost or increase the performance over fixedfunction systems. (*Id.* at col. 2:35-37). In terms of performance, fixed-function systems still
outperform the three ways for the same cost. (*Id.* at col. 2:37-39).

- 5 -

### Case 3:18-cv-04985 Document 1 Filed 08/15/18 Page 6 of 28

1 18. The three systems can theoretically reduce cost by removing redundancy from the 2 system. (Id. at col. 2:40-41). Redundancy is removed by re-using computational blocks and 3 memory. (Id. at col. 2:41-42). The only problem is that these systems themselves are 4 increasingly complex, and therefore, their computational density when compared with fixed-5 function devices is very high. (*Id.* at col. 2:42-45). 6 19. Most systems on silicon are built up of complex blocks of functions that have 7 varying data bandwidth and computational requirements. (Id. at col. 2:46-48). As data and 8 9 control information moves through the system, the processing bandwidth varies enormously. 10 (Id. at col. 2:48-50). Regardless of the fact that the bandwidth varies, fixed-function systems 11 have logic blocks that exhibit a "temporal redundancy" that can be exploited to drastically reduce 12 the cost of the system. (Id. at col. 2:50-53). This is true, because in fixed function 13 implementations all possible functional requirements of the necessary data processing must be 14 implemented on the silicon regardless of the final application of the device or the nature of the 15 data to be processed. (Id. at col. 2:53-57). Therefore, if a fixed function device must adaptively 16 17 process data, then it must commit silicon resources to process all possible flavors of the data. 18 (Id. at col. 2:58-60). Furthermore, state-variable storage in all fixed function systems are 19 implemented using area inefficient storage elements such as latches and flip-flops. (Id. at col. 20 2:60-63). 21 20. 22

22 20. The inventors therefore sought to provide a new apparatus for implementing 23 systems on a chip that will enable the user to achieve performance of fixed-function 24 implementation at a lower cost. (*Id.* at col. 2:64 – col. 3:1). The lower cost is achieved by 25 removing redundancy from the system. (*Id.* at col. 3:1-2). The redundancy is removed by re-26 using groups of computational and storage elements in different configurations. (*Id.* at col. 3:2-27 4). The cost is further reduced by employing only static or dynamic ram as a means for holding 28 -6-

## Case 3:18-cv-04985 Document 1 Filed 08/15/18 Page 7 of 28

1

5

the state of the system. (Id. at col. 3:4-6). This invention provides a way for effectively adapting 2 the configuration of the circuit to varying input data and processing requirements. (Id. at col. 3:6-3 8). All of this reconfiguration can take place dynamically in run-time without any degradation of 4 performance over fixed-function implementations. (Id. at col. 3:8-11).

21. The present invention is therefore an apparatus for adaptively dynamically 6 reconfiguring groups of computations and storage elements in run-time to process multiple 7 separate streams of data and control at varying rates. (Id. at col. 3:14-18). The '434 patent refers 8 9 to the aggregate of the dynamically reconfigurable computational and storage elements as a 10 "media processing unit."

11 22. The claimed apparatus has addressable memory for storing data and a plurality of 12 instructions that can be provided through a plurality of inputs/outputs that is couple to the 13 input/output of a plurality of media processing units. (Id. at col. 55:21-30). The media 14 processing unit comprises a multiplier, an arithmetic unit, and arithmetic logic unit and a bit 15 manipulation unit. (Id. at col. 55:31 - col. 56:20). The '434 patent provides examples to explain 16 17 each of the parts of the media processing unit. (Id. at col. 16:27-61 (multiplier and adder); Id. at 18 col. 16:62 - col. 17:1-9 (arithmetic logic unit); and Id. at col. 17:10 - col. 17:43 (bit 19 manipulation unit)). Each of the parts has a data input coupled to the media processing unit 20 input/output, an instruction input coupled to the mediate processing unit input/output, and a data 21 output coupled to the mediate processing unit input/output. (Id. at col. 55:31 - col. 56:20). 22 Furthermore, the arithmetic logic unit must be capable of operating concurrently with either the 23 24 multiplier and arithmetic unit. (Id. at col. 56:6-12). And the bit manipulation unit must be 25 capable of operating concurrently with the arithmetic logic unit and at least either the multiplier 26 or the arithmetic unit. (Id. at col. 56:13-20). Each of the plurality of media processing units 27 must be capable of performing an operating simultaneously with the performance of other 28


## Case 3:18-cv-04985 Document 1 Filed 08/15/18 Page 8 of 28

6

7

operations by other media processing units. (*Id.* at col. 56:21-24). An operation comprises the
 media processing unit receiving an instruction and data from memory, processing the data
 responsive to the instruction to produce a result, and providing the result to the media processor
 input/output. (*Id.* at col. 56:26-33).

23. An exemplary block diagram of the claimed systems is shown in Figure 3 of the '434 patent:



AGAINST ASUS COMPUTER INTERNATIONAL AND JURY DEMAND

## Case 3:18-cv-04985 Document 1 Filed 08/15/18 Page 9 of 28

1 filed claim that issued without any amendment. There was no rejection in the prosecution 2 history contending that claim 1 was anticipated by any prior art.

3

25. A key element behind the invention is one of reconfigurability and reusability. 4 (*Id.* at col. 13:26-27). Each apparatus is therefore made up of very high-speed core elements that 5 on a pipelined basis can be configured to form a more complex function. (*Id.* at col. 13:27-30). 6 This leads to a lower gate count, thereby giving a smaller die size and ultimately a lower cost. 7 (*Id.* at col. 13:30-31). Since the apparatuses are virtually identical to each other, writing software 8 9 becomes very easy. (Id. at col. 13:32-33). The RISC-like nature of each of the media processing 10 units also allows for a consistent hardware platform for simple operating system and driver 11 development. (Id. at col. 13:33-36). Any one of the media processing units can take on a 12 supervisory role and act as a central controller if necessary. (Id. at col. 13:36-37). This can be 13 very useful in set top applications where a controlling CPU may not be necessary, further 14 reducing system cost. (*Id.* at col. 13:37-40). The claimed apparatus is therefore an 15 unconventional way of implementing processors that can achieve the performance of fixed-16 17 function implementations at a lower cost. (Id. at col. 2:64 - col. 3:11).

18

26. **Direct Infringement.** Upon information and belief, Defendant has been directly 19 infringing claims of the '434 patent in California and the Northern District of California, and 20 elsewhere in the United States, by making, using, selling, and offering for sale an apparatus for 21 processing data for media processing that satisfies each and every limitation of at least claim 1, 22 including without limitation the Asus Transformer Pad TF701T ("Accused Instrumentality"). 23 24 (E.g., https://www.asus.com/us/Tablets/The\_New\_ASUS\_Transformer\_PadTF701T/). 25


27. The Accused Instrumentality comprises a processing unit (e.g., Nvidia Tegra 4)26 which has multiple media processing units (e.g., ARM Quad core Cortex-A15). (E.g.,27 https://www.asus.com/us/Tablets/The\_New\_ASUS\_Transformer\_PadTF701T/specifications/; 28

- 9 -

# Case 3:18-cv-04985 Document 1 Filed 08/15/18 Page 10 of 28


	http://www.nvidia.com/object/tegra-4-processor.html;
2 <u> </u>	
	https://www.nvidia.com/docs/IO/116757/NVIDIA_Quad_a15_whitepaper_FINALv2.pdf;
3 <u>1</u>	https://developer.download.nvidia.com/assets/embedded/secure/docs/Tegra4_publicTRMv01_06
	Sep.pdf?lXpAikYEePajX58WX2jYTQn7IzzqBT0u-C-
5 5	C4_tz2TUwzkmYYx1V83ImQd4YznqZ9sCWxNmXHWwCh5oyc6cKMvTCld2Tuc31plRJdQe
	bODwoFIVT2aqQeHnP2IVCLcl4p6Hjx7WotqWgJPbSbjKhkUouB5BEQF17). The Accused
3 1	Instrumentality comprises an addressable memory (e.g., memory system of the Accused
	Instrumentality) for storing the data, and a plurality of instructions, and having a plurality of
) i	input/outputs, each said input/output for providing and receiving at least one selected from the
	data and the instructions. As shown below, the Accused Instrumentality comprises a memory
	system which is coupled to multicore ARM processors through multiple internal inputs/outputs.
} 	The memory system provides instructions and stored data for processing and receives processed
	data.
5	
7	
3	
)	
)	
2	
3	
L	
5	
5	
7	
3	
-	- 10 -

## Case 3:18-cv-04985 Document 1 Filed 08/15/18 Page 11 of 28



# Case 3:18-cv-04985 Document 1 Filed 08/15/18 Page 12 of 28

1	The NVIDIA <sup>®</sup> Tegra <sup>®</sup> 4 series processor is a complete applications and digital media system built around several powerful hardware elements:
2	CPU Complex: Quad Cortex <sup>™</sup> -A15 Symmetric Multi-Processing ARM <sup>®</sup> Cores in a 4-PLUS-1 <sup>™</sup> configuration with a quad-core fast CPU complex and a fifth Battery Saver Core. The Cortex-A15 core features triple instruction issue and
3	both out-of-order and speculative execution. It has full cache coherency support for the quad symmetric processors.
4	All processors have 32 KB Instruction and 32 KB Data Level 1 caches; and there is a 2 MB shared Level 2 cache for the quad-core complex and a 512 KB Level 2 cache for the fifth core. The NVIDIA 4-PLUS-1 architecture uses the
5	fifth Battery Saver Core, which operates exclusively with the main CPU complex, for very low-power, low-leakage operation at the light CPU loads common to multimedia and lightly loaded use situations.
6	<ul> <li>Memory Controller: dual-channel (2x 32-bit) DRAM interface providing more than twice the available bandwidth of Tegra 3 devices. LP-DDR2, LP-DDR3 and DDR3 DRAM types are all supported.</li> </ul>
7	(https://developer.download.nvidia.com/assets/embedded/secure/docs/Tegra4_publicTRMv01_0
8	6Sep.pdf?lXpAikYEePajX58WX2jYTQn7IzzqBT0u-C-
9	C4_tz2TUwzkmYYx1V83ImQd4YznqZ9sCWxNmXHWwCh5oyc6cKMvTCld2Tuc31plRJdQe
10	$\underline{bODwoFIVT2aqQeHnP2IVCLcl4p6Hjx7WotqWgJPbSbjKhkUouB5BEQF17}).$
11 12	28. The Accused Instrumentality comprises a plurality of media processing units
12	(e.g., ARM cortex-A15 multicore processors), each media processing unit having an input/output
14	coupled to at least one of the addressable memory input/outputs. As shown below, the Accused
15	Instrumentality comprises ARM cortex-A15 multicore processors, each processor comprises a
16	NEON media coprocessor and acts as a media processing unit. The ARM processors are coupled
17	to the memory system. The processors receive instructions and data from the memory system by
18	multiple internal inputs and provides processed data to the memory system by multiple internal
19	outputs.
20	
21	
22	
23	
24	
25	
26	
27	
28	
	- 12 -
	ORIGINAL COMPLAINT FOR PATENT INFRINGEMENT AGAINST ASUS COMPUTER INTERNATIONAL AND JURY DEMAND



# Case 3:18-cv-04985 Document 1 Filed 08/15/18 Page 14 of 28

( <u>https</u> :	://developer.download.nvidia.com/assets/embedded/secure/docs/Tegra4_publicTRMv01_
<u>6Sep.</u>	pdf?lXpAikYEePajX58WX2jYTQn7IzzqBT0u-C-
<u>C4_tz</u>	2TUwzkmYYx1V83ImQd4YznqZ9sCWxNmXHWwCh5oyc6cKMvTCld2Tuc31plRJdQ
<u>ODv</u>	voFIVT2aqQeHnP2IVCLcl4p6Hjx7WotqWgJPbSbjKhkUouB5BEQF17).
18.0	CPU
	/IDIA <sup>®</sup> Tegra <sup>®</sup> 4 series processor CPU complex contains quad ARM <sup>®</sup> Cortex <sup>™</sup> -A15 CPUs in a 4-PLUS-1 configuratio ifth architecturally identical power-saving Cortex-A15 Companion Core.
18.1	Cortex-A15 CPU
controll	A15 is an advanced processor design with many features for high instruction throughput. It integrates the L2 cache er into the CPU complex unlike Cortex-A9. All of the CPUs include the NEON Media Processing Engine. Further det Cortex-A15 itself are available from ARM.
These f	two documents are the key references on Cortex-A15, and both are available from ARM's website:
1	Cortex-A15 Revision: r2p1 Technical Reference Manual
	Published by ARM Limited, document number ARM DDI 0438D.
1	ARM Architecture Reference Manual ARM v7-A and ARM v7-R edition
	Published by ARM Limited, document number ARM DDI 0406C.
[ <i>Id</i> .).	
Cache and ir Corte Data associ argel	es are used on CPUs to reduce the number of off-chip accesses to system memory. es store the most frequently used data on-chip enabling the CPU to access the data fas mproving the performance and efficiency of the CPU. Each core of the quad core ARM ex-A15 CPU complex on NVIDIA Tegra 4 has its own 32KB Instruction cache and 32KB of cache. All four cores share a common large 2MB L2 cache, which is 16-way set ciative. The large 128 entry deep Out-off-order buffer allows the L2 cache latency to be by hidden. Along with the 32KB L1 Caches, the 2MB L2 cache works to minimize off-chip es to system memory, both increasing performance and reducing power as DRAM fetches hore power intensive than on-chip SRAM fetches.
( <u>https</u>	://www.nvidia.com/docs/IO/116757/NVIDIA_Quad_a15_whitepaper_FINALv2.pdf).
	- 14 -

# Case 3:18-cv-04985 Document 1 Filed 08/15/18 Page 15 of 28

1	The NVIDIA® Tegra® 4 series processor is a complete applications and digital media system built around several powerful		
2	hardware elements: ■ CPU Complex: Quad Cortex <sup>™</sup> -A15 Symmetric Multi-Processing ARM <sup>®</sup> Cores in a 4-PLUS-1 <sup>™</sup> configuration with a		
3	quad-core fast CPU complex and a fifth Battery Saver Core. The Cortex-A15 core features triple instruction issue and		
4	both out-of-order and speculative execution. It has full cache coherency support for the quad symmetric processors. All processors have 32 KB Instruction and 32 KB Data Level 1 caches; and there is a 2 MB shared Level 2 cache for the quad-core complex and a 512 KB Level 2 cache for the fifth core. The NVIDIA 4-PLUS-1 architecture uses the		
5	fifth Battery Saver Core, which operates exclusively with the main CPU complex, for very low-power, low-leakage		
6	<ul> <li>operation at the light CPU loads common to multimedia and lightly loaded use situations.</li> <li>Memory Controller: dual-channel (2x 32-bit) DRAM interface providing more than twice the available bandwidth of Tegra 3 devices. LP-DDR2, LP-DDR3 and DDR3 DRAM types are all supported.</li> </ul>		
7	regra 3 devices. LF-DDR2, LF-DDR3 and DDR3 DRAW types are an supported.		
8	(https://developer.download.nvidia.com/assets/embedded/secure/docs/Tegra4_publicTRMv01_0		
9	6Sep.pdf?lXpAikYEePajX58WX2jYTQn7IzzqBT0u-C-		
10	$\underline{C4\_tz2TUwzkmYYx1V83ImQd4YznqZ9sCWxNmXHWwCh5oyc6cKMvTCld2Tuc31p1RJdQe}$		
11	bODwoFIVT2aqQeHnP2IVCLcl4p6Hjx7WotqWgJPbSbjKhkUouB5BEQF17).		
12	Figure 2-1 shows a block diagram of the Cortex-A15 processor.		
13	APB ATB Interrupts TimerEvents		
14	Debug/CTI Trace GIC (optional) Generic Timer		
15			
16			
17	Loop Buffer		
18	Virtual to Physical Decode → Pool Pool		
19	Branch Fetch CD44 Decister STORE STLB Cache		
20	Ind Pred     Instruction     ITLB     ITLB     L2-TLB		
21	Processor arbitration (1 <sup>st</sup> Level)		
22	Processor 0		
23	(optional) Processor 2 (optional) Processor 3		
24	L2 arbitration (2 <sup>nd</sup> Level)		
25	Slave Snoop Master + Fill / Evict Buffers + (512KB to 4 MB) RAM Engine		
26	ACP ACE Non-processor/Level 2		
27			
28			
	- 15 -		
	ORIGINAL COMPLAINT FOR PATENT INFRINGEMENT AGAINST ASUS COMPUTER INTERNATIONAL AND JURY DEMAND		

- 1 (http://infocenter.arm.com/help/topic/com.arm.doc.ddi0438c/DDI0438C\_cortex\_a15\_r2p0\_trm.p 2 df).
- 3 4 5 6 7

14

15

29. The Accused Instrumentality comprises media processors with each processor comprising a multiplier (e.g., an Integer MUL or FP MUL) having a data input coupled to the media processing unit input/output, an instruction input coupled to the media processing unit input/output, and a data output coupled to the media processing unit input/output. As shown below, the Accused Instrumentality comprises multiple ARM cortex-A15 multicore processor, 8 9 each processor comprises a NEON media coprocessor and acts as a media processing unit. 10 NEON media coprocessor comprises a multiplier which is coupled to the inputs/outputs of the 11 processor. Upon information and belief, the multiplier comprises a data input, an instruction 12 input, and a data output coupled to the input/output of the processor.

18.0 CPU

The NVIDIA<sup>®</sup> Tegra<sup>®</sup> 4 series processor CPU complex contains guad ARM<sup>®</sup> Cortex<sup>™</sup>-A15 CPUs in a 4-PLUS-1 configuration with a fifth architecturally identical power-saving Cortex-A15 Companion Core.


#### 16 18.1 Cortex-A15 CPU

Cortex-A15 is an advanced processor design with many features for high instruction throughput. It integrates the L2 cache 17 controller into the CPU complex unlike Cortex-A9. All of the CPUs include the NEON Media Processing Engine. Further details of the Cortex-A15 itself are available from ARM. 18

These two documents are the key references on Cortex-A15, and both are available from ARM's website:

19		
17	Cortex-A15	
20	Revision: r2p1	
	Technical Reference Manual	
21	Published by ARM Limited, document number ARM DDI 0438D.	
22	ARM Architecture Reference Manual	
	ARM v7-A and ARM v7-R edition	
23	Published by ARM Limited, document number ARM DDI 0406C.	
24		
24	( <i>Id.</i> ).	
25		
23		
26		
27		
•		
28		
	- 16 -	
	ORIGINAL COMPLAINT FOR PATENT INFRINGEMENT	
	AGAINST ASUS COMPUTER INTERNATIONAL AND JURY DEMAND	

## Case 3:18-cv-04985 Document 1 Filed 08/15/18 Page 17 of 28



## (*E.g.*, <u>http://www.add.ece.ufl.edu/4924/docs/arm/ARM%20NEON%20Development.pdf</u>).

12 30. The Accused Instrumentality comprises media processors with each processor 13 comprising an arithmetic unit (e.g., an FP ADD) having a data input coupled to the media 14 processing unit input/output, an instruction input coupled to the media processing unit 15 input/output, and a data output coupled to the media processing unit input/output. As shown 16 17 below, the Accused Instrumentality comprises multiple ARM cortex-A15 multicore processor, 18 each processor comprises a NEON media coprocessor and acts as a media processing unit. 19 NEON media coprocessor comprises an arithmetic unit which is coupled to the inputs/outputs of 20 the processor. Upon information and belief, the arithmetic unit comprises a data input, an 21 instruction input, and a data output coupled to the input/output of the processor. 22

- 17 -ORIGINAL COMPLAINT FOR PATENT INFRINGEMENT AGAINST ASUS COMPUTER INTERNATIONAL AND JURY DEMAND


23

24

25


26

27




(E.g., http://www.add.ece.ufl.edu/4924/docs/arm/ARM%20NEON%20Development.pdf).

2 31. The Accused Instrumentality comprises media processors with each processor 3 comprising an arithmetic logic unit (e.g., an ALU) having a data input coupled to the media 4 processing unit input/output, an instruction input coupled to the media processing unit 5 input/output, and a data output coupled to the media processing unit input/output, capable of 6 operating concurrently with at least one selected from the multiplier (e.g., an Integer MUL or FP 7 MUL) and arithmetic unit (e.g., a FP ADD). As shown below, the Accused Instrumentality 8 9 comprises multiple ARM cortex-A15 multicore processor, each processor comprises a NEON 10 media coprocessor and acts as a media processing unit. NEON media coprocessor comprises an 11 arithmetic logical unit which is coupled to the inputs/outputs of the processor. Upon information 12 and belief, the arithmetic logical unit comprises a data input, an instruction input, and a data 13 output coupled to the input/output of the processor. Upon information and belief, the arithmetic 14 logical unit (e.g., the Integer ALU) is capable of operating concurrently with at least one selected 15 from the multiplier (e.g., the Integer MUL or FP MUL) and arithmetic unit (e.g., the FP ADD). 16



## Case 3:18-cv-04985 Document 1 Filed 08/15/18 Page 20 of 28

1 32. The Accused Instrumentality comprises media processors with each processor 2 comprising a bit manipulation unit (e.g., an Integer Shift unit) having a data input coupled to the 3 media processing unit input/output, an instruction input coupled to the media processing unit 4 input/output, and a data output coupled to the media processing unit input/output, capable of 5 operating concurrently with the arithmetic logic unit (e.g., an Integer ALU) and at least one 6 selected from the multiplier (e.g., an Integer MUL or FP MUL) and arithmetic unit (e.g., a FP 7 ADD). As shown below, the Accused Instrumentality comprises multiple ARM cortex- A15 8 9 multicore processors, each processor comprising a NEON media coprocessor that acts as a media 10 processing unit. The NEON media coprocessor comprises an integer shift unit (i.e., bit 11 manipulation unit) which is coupled to the inputs/outputs of the processor. Upon information 12 and belief, the integer shift unit (*i.e.*, bit manipulation unit) comprises a data input, an instruction 13 input, and a data output coupled to the input/output of the processor. Upon information and 14 belief, the integer shift unit (*i.e.*, bit manipulation unit) is capable of operating concurrently with 15 the arithmetic logic unit (e.g., the Integer ALU) and at least one selected from the multiplier 16 17 (e.g., the Integer MUL or FP MUL) and arithmetic unit (e.g., the FP ADD).



## Case 3:18-cv-04985 Document 1 Filed 08/15/18 Page 21 of 28

(*E.g.*, <u>http://www.add.ece.ufl.edu/4924/docs/arm/ARM%20NEON%20Development.pdf</u>).

1

2

3

4


5

26

27


28


33. The Accused Instrumentality comprises a plurality of media processors (*e.g.*, ARM cortex-A15 multicore processors) for performing at least one operation, simultaneously with the performance of other operations by other media processing units (*e.g.*, other ARM cortex-A15 multicore processors on the same chip).




- 23 <u>Sep.pdf?lXpAikYEePajX58WX2jYTQn7IzzqBT0u-C-</u>
- <sup>24</sup> <u>C4\_tz2TUwzkmYYx1V83ImQd4YznqZ9sCWxNmXHWwCh5oyc6cKMvTCld2Tuc31plRJdQe</u>
- <sup>25</sup> <u>bODwoFIVT2aqQeHnP2IVCLcl4p6Hjx7WotqWgJPbSbjKhkUouB5BEQF17</u>).


	Case 3:18-cv-04985 Document 1 Filed 08/15/18 Page 22 of 28
18.0	CPU
	IDIA <sup>®</sup> Tegra <sup>®</sup> 4 series processor CPU complex contains quad ARM <sup>®</sup> Cortex <sup>™</sup> -A15 CPUs in a 4-PLUS-1 configurat ifth architecturally identical power-saving Cortex-A15 Companion Core.
18.1	Cortex-A15 CPU
controll	A15 is an advanced processor design with many features for high instruction throughput. It integrates the L2 cache er into the CPU complex unlike Cortex-A9. All of the CPUs include the NEON Media Processing Engine. Further de Cortex-A15 itself are available from ARM.
These t	wo documents are the key references on Cortex-A15, and both are available from ARM's website:
	Cortex-A15 Revision: r2p1 Technical Reference Manual
	Published by ARM Limited, document number ARM DDI 0438D.
1	ARM Architecture Reference Manual ARM v7-A and ARM v7-R edition
	Published by ARM Limited, document number ARM DDI 0406C.
( <i>Id</i> .).	
	IDIA <sup>®</sup> Tegra <sup>®</sup> 4 series processor is a complete applications and digital media system built around several powerfure elements:
	CPU Complex: Quad Cortex <sup>™</sup> -A15 Symmetric Multi-Processing ARM <sup>®</sup> Cores in a 4-PLUS-1 <sup>™</sup> configuration wit quad-core fast CPU complex and a fifth Battery Saver Core. The Cortex-A15 core features triple instruction issue both out-of-order and speculative execution. It has full cache coherency support for the quad symmetric process All processors have 32 KB Instruction and 32 KB Data Level 1 caches; and there is a 2 MB shared Level 2 cach the quad-core complex and a 512 KB Level 2 cache for the fifth core. The NVIDIA 4-PLUS-1 architecture uses the fifth Battery Saver Core, which operates exclusively with the main CPU complex, for very low-power, low-leakag operation at the light CPU loads common to multimedia and lightly loaded use situations. Memory Controller: dual-channel (2x 32-bit) DRAM interface providing more than twice the available bandwidth Tegra 3 devices. LP-DDR2, LP-DDR3 and DDR3 DRAM types are all supported.
( <i>Id</i> .).	
	34. The Accused Instrumentality comprises a plurality of media processors (
ARM	cortex-A15 multicore processors), each processor receiving at the media proce
input/	output an instruction and data from the memory, and processing the data responsive to
instru	ction received to produce at least one result. As previously shown, each ARM cortex-
multic	core media processor comprises a NEON media coprocessor which receives instruct
and da	ata from memory and processes the data responsive to the instruction received in ord
produ	ce a result.
	- 22 -
ORIGI	NAL COMPLAINT FOR PATENT INFRINGEMENT







	Case 3:18-cv-04985 Document 1 Filed 08/15/18 Page 25 of 28
18.0	CPU
	VIDIA <sup>®</sup> Tegra <sup>®</sup> 4 series processor CPU complex contains quad ARM <sup>®</sup> Cortex <sup>™</sup> -A15 CPUs in a 4-PLUS-1 configura fifth architecturally identical power-saving Cortex-A15 Companion Core.
18.1	Cortex-A15 CPU
controll	-A15 is an advanced processor design with many features for high instruction throughput. It integrates the L2 cacl ller into the CPU complex unlike Cortex-A9. All of the CPUs include the NEON Media Processing Engine. Further Cortex-A15 itself are available from ARM.
These	two documents are the key references on Cortex-A15, and both are available from ARM's website:
1	Cortex-A15 Revision: r2p1 Technical Reference Manual
	Published by ARM Limited, document number ARM DDI 0438D.
1	ARM Architecture Reference Manual ARM v7-A and ARM v7-R edition
	Published by ARM Limited, document number ARM DDI 0406C.
(E.g.,	
<u>https:</u>	//developer.download.nvidia.com/assets/embedded/secure/docs/Tegra4_publicTRMv0
<u>Sep.p</u>	odf?lXpAikYEePajX58WX2jYTQn7IzzqBT0u-C-
<u>C4_tz</u>	z2TUwzkmYYx1V83ImQd4YznqZ9sCWxNmXHWwCh5oyc6cKMvTCld2Tuc31plRJ
<u>bODv</u>	woFIVT2aqQeHnP2IVCLcl4p6Hjx7WotqWgJPbSbjKhkUouB5BEQF17).
	VIDIA <sup>®</sup> Tegra <sup>®</sup> 4 series processor is a complete applications and digital media system built around several power are elements:
1	CPU Complex: Quad Cortex <sup>™</sup> -A15 Symmetric Multi-Processing ARM <sup>®</sup> Cores in a 4-PLUS-1 <sup>™</sup> configuration w quad-core fast CPU complex and a fifth Battery Saver Core. The Cortex-A15 core features triple instruction iss both out-of-order and speculative execution. It has full cache coherency support for the quad symmetric process
	All processors have 32 KB Instruction and 32 KB Data Level 1 caches; and there is a 2 MB shared Level 2 cache the quad-core complex and a 512 KB Level 2 cache for the fifth core. The NVIDIA 4-PLUS-1 architecture uses fifth Battery Saver Core, which operates exclusively with the main CPU complex, for very low-power, low-leaka
	operation at the light CPU loads common to multimedia and lightly loaded use situations.
•	Memory Controller: dual-channel (2x 32-bit) DRAM interface providing more than twice the available bandwidth Tegra 3 devices. LP-DDR2, LP-DDR3 and DDR3 DRAM types are all supported.
( <i>Id</i> .).	
-	



# Case 3:18-cv-04985 Document 1 Filed 08/15/18 Page 27 of 28

		DR RELIEF
WHEREFORE, Plaintiff respectfully requests that the Court find in its favor and against		
Defendant, and that the Court grant Plaintiff the following relief:		
a.	Judgment that one or more claims	of United States Patent No. 6,289,434 ha
	been infringed, either literally and	/or under the doctrine of equivalents,
	Defendant;	
b.	Judgment that Defendant account for	and pay to Plaintiff all damages to and co
	incurred by Plaintiff because of I	Defendant's infringing activities and oth
	conduct complained of herein;	
с.	That Plaintiff be granted pre-judgment	nt and post-judgment interest on the damag
	caused by Defendant's infringing a	activities and other conduct complained
	herein;	
d.	That Plaintiff be granted such other a	and further relief as the Court may deem ju
	and proper under the circumstances.	
August 14, 20	018 By	/s/Steven A. Nielsen
0 ,		Steven A. Nielsen
OF COUNSE	L:	Nielsen Patents
		100 Larkspur Landing Circle, Suite 216 Larkspur, CA 94939
David R. Ben	nett	PHONE 415 272 8210
(Application t be filed)	for Admission Pro Hac Vice to	E-MAIL: Steve@NielsenPatents.com
Direction IP I P.O. Box 141		Attorneys for Plaintiff Altair Logix LLC
Chicago, IL 6 (312) 291-160	57	
dbennett@dir	ectionip.com	

I	Case 3:18-cv-04985 Document 1	Filed C	08/15/18 Page 28 of 28		
1	JURY	DEM	AND		
2	Plaintiff, under Rule 38 of the Federal	Rules of	of Civil Procedure, requests a trial by jury of		
3	any issues so triable by right.				
4					
5	August 14, 2018	By	/s/Steven A. Nielsen		
6		Бу	Steven A. Nielsen		
7	OF COUNSEL:		Nielsen Patents 100 Larkspur Landing Circle, Suite 216		
8 9	David R. Bennett (Application for Admission Pro Hac Vice to		Larkspur, CA 94939 PHONE 415 272 8210 E-MAIL: Steve@NielsenPatents.com		
10	be filed) Direction IP Law				
11	P.O. Box 14184 Chicago, IL 60614-0184		Attorneys for Plaintiff Altair Logix LLC		
12	(312) 291-1667				
13	dbennett@directionip.com				
14					
15					
16					
17					
18					
19					
20					
21					
22					
23					
24					
25 26					
26 27					
27 28					
20		- 28 -			
	ORIGINAL COMPLAINT FOR PATENT INFRINGEMENT AGAINST ASUS COMPUTER INTERNATIONAL AND JURY DEMAND				