

1 Dmitry Kheyfits (SBN 321326)
dkheyfits@kblit.com
2 KHEYFITS BELENKY LLP
4 Embarcadero Center, Suite 1400
3 San Francisco, CA 94111
4 Tel: 415-429-1739
5 Fax: 415-429-6347

5 Andrey Belenky (*pro hac vice* to be filed)
6 abelenky@kblit.com
7 Hanna G. Cohen (*pro hac vice* to be filed)
hgcohen@kblit.com
8 KHEYFITS BELENKY LLP
1140 Avenue of the Americas, 9th Floor
9 New York, NY 10036
10 Tel: 212-203-5399
11 Fax: 212-203-6445

11 Attorneys for Plaintiff
12 Complex Memory LLC

13 **UNITED STATES DISTRICT COURT**
14 **NORTHERN DISTRICT OF CALIFORNIA**

15
16 COMPLEX MEMORY LLC,
17
18 Plaintiff

19 v.

20 BROADCOM CORPORATION,
21
22 Defendant

Case No.: 5:18-cv-07530

**COMPLAINT FOR PATENT
INFRINGEMENT**

DEMAND FOR JURY TRIAL

23
24
25
26
27
28

1 Plaintiff Complex Memory LLC (“Complex Memory”), for its Complaint against
2 Defendant Broadcom Corp. (“Broadcom” or “Defendant”), hereby alleges as follows:

3 **PARTIES**

4 1. Plaintiff Complex Memory is a limited liability company organized and existing
5 under the laws of the State of Texas, having its principal place of business at 17330 Preston
6 Road, Suite 200D, Dallas, Texas 75252.

7
8 2. On information and belief, Defendant Broadcom is a California corporation with a
9 principal place of business at 1320 Ridder Park Drive, San Jose, CA 95131.

10 **JURISDICTION AND VENUE**

11 3. This is an action under the patent laws of the United States, 35 U.S.C. §§ 1, et
12 seq., for infringement by Broadcom of claims of U.S. Patent Nos. 5,890,195; 5,963,481;
13 6,658,576; 6,968,469; and 7,730,330 (“the Patents-in-Suit”).

14 4. This Court has subject matter jurisdiction pursuant to 28 U.S.C. §§ 1331 and
15 1338(a).

16
17 5. Broadcom is subject to personal jurisdiction of this Court because, inter alia, on
18 information and belief, (i) Broadcom is headquartered in the State of California, (ii) Broadcom
19 maintains office locations in the State of California; (iii) Broadcom is registered to transact
20 business in the State of California; and (iv) Broadcom has committed and continues to commit
21 acts of patent infringement in the State of California, including by making, using, offering to sell,
22 and/or selling accused products and services in California, and/or importing the Accused
23 Products into California.

24
25 6. Venue is proper as to Broadcom in this district because, inter alia, on information
26 and belief, Broadcom is headquartered in, and maintains a regular and established place of
27 business, in this judicial district, and Broadcom has committed and continues to commit acts of
28

1 patent infringement in this judicial district, including by making, using, offering to sell, and/or
2 selling accused products and services in this district, and/or importing accused products and
3 services into this district.

4 **BACKGROUND**

5 7. On March 30, 1999, the United States Patent and Trademark Office duly and
6 lawfully issued U.S. Patent No. 5,890,195 (“the ’195 Patent”), entitled “DRAM With Integral
7 SRAM Comprising A Plurality Of Sets Of Address Latches Each Associated With One Of A
8 Plurality Of SRAM”. A copy of the ’195 Patent is attached as Exhibit A.

9
10 8. G.R. Mohan Rao invented the technology claimed in the ’195 Patent.

11 9. On October 5, 1999, the United States Patent and Trademark Office duly and
12 lawfully issued U.S. Patent No. 5,963,481 (“the ’481 Patent”), entitled “Embedded Enhanced
13 DRAM, And Associated Method.” A copy of the ’481 Patent is attached as Exhibit B.

14 10. Michael Alwais and Michael Peters invented the technology claimed in the ’481
15 Patent.

16
17 11. On December 2, 2003, the United States Patent and Trademark Office duly and
18 lawfully issued U.S. Patent No. 6,658,576 (“the ’576 Patent”), entitled “Energy-Conserving
19 Communication Apparatus Selectively Switching Between A Main Processor With Main
20 Operating Instructions And Keep-Alive Processor With Keep-Alive Operating Instruction.” A
21 copy of the ’576 Patent is attached as Exhibit C.

22 12. Howard Hong-Dough Lee invented the technology claimed in the ’576 Patent.

23
24 13. On November 22, 2005, the United States Patent and Trademark Office duly and
25 lawfully issued U.S. Patent No. 6,968,469 (“the ’469 Patent”), entitled “System and Method For
26 Preserving Internal Processor Context When The Processor Is Powered Down And Restoring
27 The Internal Processor Context When Processor Is Restored.” A copy of the ’469 Patent is
28

1 attached as Exhibit D.

2 14. Marc Fleischmann and H. Peter Anvin invented the technology claimed in the
3 '469 Patent.

4 15. On June 1, 2010, the United States Patent and Trademark Office duly and
5 lawfully issued U.S. Patent No. 7,730,330 ("the '330 Patent"), entitled "System and Method For
6 Saving And Restoring A Processor State Without Executing Any Instructions From A First
7 Instruction Set." A copy of the '330 Patent is attached as Exhibit E.

8
9 16. Marc Fleischmann and H. Peter Anvin invented the technology claimed in the
10 '330 Patent.

11 17. Complex Memory is the assignee and owner of the right, title, and interest in and
12 to the Patents-in-Suit, including the right to assert all causes of action arising under said patents
13 and the right to any remedies for infringement.

14
15 **NOTICE**

16 18. By letter dated April 26, 2018, Complex Memory notified Broadcom of the
17 existence of the Patents-in-Suit, and of infringement thereof by Broadcom and its customers.
18 Complex Memory's letter identified exemplary infringing Broadcom products and an exemplary
19 infringed claim for each of the Patents-in-Suit.

20 19. As of the date of this Complaint, Complex Memory has not received any response
21 from Broadcom.

22 20. Accordingly, Broadcom has received notice of the Patents-in-Suit and of
23 infringement thereof by Broadcom and its customers.

24
25 **COUNT I: INFRINGEMENT OF THE '195 PATENT**

26 21. Plaintiff incorporates the preceding paragraphs as if fully set forth herein.

27 22. On information and belief, Broadcom has infringed the '195 Patent pursuant to 35
28

1 U.S.C. § 271(a), literally or under the doctrine of equivalents, by making, using, offering to sell,
2 selling in the United States or importing into the United States products incorporating ARM
3 Cortex-A9, A15, A57 and other ARM Cortex-A architectures, including the products identified
4 in Attachment A (“Accused Broadcom Products”).

5 23. For example, on information and belief, Broadcom has infringed at least claim 6
6 of the ’195 Patent by performing a method of accessing blocks of data in a memory having a
7 plurality of registers and a memory array. The Accused Broadcom Products include the
8 BCM5871X platform. On information and belief, the BCM5871X platform includes ARM
9 Cortex-A57, including L1 and L2 cache memories having a plurality of registers and a memory
10 array. *See, e.g.*, Ex. 1, BCM5871X Series Processors block diagram. *See also* Ex. 2, ARM
11 Cortex-A Series Programmer’s Guide for ARMv8-A, Chapter 11.1 Cache terminology. In
12 performing the method of claim 6, processors in the Accused Broadcom Products receive an
13 address through an address port such as an address input to a cache controller (*See* Ex. 3, ARM
14 Cortex-A Series Programmer’s Guide for ARMv8-A, Chapter 11.2 Cache controller) or an
15 address channel of a bus. Accused Broadcom Products compare the received address with
16 addresses previously stored in each of a plurality of latches, such as the latches holding addresses
17 stored in cache memory. “When [the cache controller] receives a request from the core, it must
18 check to see whether the requested address is to be found in the cache. This is known as a cache
19 look-up. It does this by comparing a subset of the address bits of the request with tag values
20 associated with lines in the cache.” Ex. 3, ARM Cortex-A Series Programmer’s Guide for
21 ARMv8-A, Chapter 11.2 Cache controller. When a match between the received address and a
22 matching address stored in one of the latches occurred, the Accused Broadcom Products perform
23 the substep of accessing a register corresponding to the latches storing the matching address
24 through a data port. “If there is a match, known as a hit, and the line is marked valid, then the
25
26
27
28

1 read or write occurs the cache memory.” *Id.* When a match between the received address and an
2 address stored in one of the latches does not occur, the Accused Broadcom Products perform the
3 substeps of exchanging data between a location in the memory array addressed by the received
4 address and a selected one of the registers. “If the address is not found in the L1 cache but is in
5 the L2 cache, then the cache line is loaded into the L1 cache from the L2 cache and the data is
6 returned to the core. . . . If the address is not in either the L1 or L2 caches, data is loaded into
7 both the L1 and L2 cache from external memory and supplied to the core.” Ex. 4, ARM Cortex-
8 A Series Programmer’s Guide for ARMv8-A, Chapter 11.1.3. Inclusive and exclusive caches.
9 When the match does not occur, the Accused Broadcom Products further store the received
10 address in one of the latches corresponding to the selected register. For example, the Accused
11 Broadcom Products store the received address, such as the tag, corresponding to the register
12 being accessed, in the cache memory system latches, including in the TAG RAM, address status
13 and data bits, and in way, index, and tag register latches, such as the current TAG, set, index, and
14 way register latches. *See, e.g.*, Ex. 2, ARM Cortex-A Series Programmer’s Guide for ARMv8-
15 A, Chapter 11.1 Cache terminology. The Accused Broadcom Products further modify the
16 received address to generate a modified address. For example, the hardware autoperfletcher in
17 the Accused Broadcom Products prefetches data or instructions stored at one or more prefetch
18 addresses by modifying the address received by the processor for memory access. *See* Ex. 5,
19 ARM Cortex-A57 MPCore Processor Technical Reference Manual, Chapter 7.4 L2 cache
20 prefetcher (“prefetch address = current address + (stride × programmed distance)”). *See also* Ex.
21 6 ARM Cortex-A15 MPCore Processor Technical Reference Manual, Chapter 7.4, L2 cache
22 prefetcher. “[P]refetch address = current address + (stride x programmed distance).” On
23 information and belief, the Accused Broadcom Products also modify the received address during
24 a speculative lookup, including for speculative TAG lookup and speculative linefills. The
25
26
27
28

1 Accused Broadcom Products further exchange data between a location in the memory array
2 addressed by the modified address and a second selected one of the registers. For example, “If
3 the address is not in either the L1 or L2 caches, data is loaded into both the L1 and L2 caches
4 from external memory and supplied to the core.” Ex. 4, ARM Cortex-A Series Programmer’s
5 Guide for ARMv8-A, Chapter 11.1.3 Inclusive and exclusive caches. The Accused Broadcom
6 Products then store the modified address in of one of the latches corresponding to the second
7 selected register. For example, during the hardware prefetch, in connection with the prefetched
8 data being loaded into the cache, the processor stores the modified address and/or tag in the
9 latches storing addresses, including in the TAG RAM, address status and data bits, and in way,
10 index, and tag registers, such as the current TAG, set, index, and way register latches.

11
12 24. On information and belief, Broadcom has committed the foregoing infringing
13 activities without a license.

14
15 25. On information and belief, Broadcom’s infringing activities commenced at least
16 six years prior to the filing of this complaint, entitling Complex Memory to past damages.

17 **COUNT II: INFRINGEMENT OF THE ’481 PATENT**

18 26. Plaintiff incorporates the preceding paragraphs as if fully set forth herein.

19 27. On information and belief, Broadcom has infringed the ’481 Patent pursuant to 35
20 U.S.C. § 271(a), literally or under the doctrine of equivalents, by making, using, offering to sell,
21 selling in the United States or importing into the United States devices that interface with
22 DDRxL and/or DDR3/4 memories, including the Accused Broadcom Products identified in
23 Attachment A.

24
25 28. For example, on information and belief, Broadcom has infringed at least claim 16
26 of the ’481 Patent by performing a method of accessing data. Specifically, on information and
27 belief, the Accused Broadcom Products access DDR3/3L/4 memory. See, e.g., Ex. 1,
28

1 BCM5871X datasheet (“The memory system supports the latest DDR4 memories in addition to
2 DDR3 and DDR3L.”). DDR3 memory accessed by Broadcom products is a memory system
3 comprising multiple banks with multiple rows. *See, e.g.*, Ex. 8, DDR3 Standard, JEDEC JSD79-
4 3D at p. 18 (“The DDR3 SDRAM is a high-speed dynamic random-access memory internally
5 configured as an eight-bank DRAM”). The Accused Broadcom Products generate a first access
6 request for accessing data stored at memory locations of a first memory row. *Id.* (“Read and
7 write operation to the DDR3 SDRAM are burst oriented, start at a selected location, and continue
8 for a burst length of eight or a ‘chopped’ burst of four in a programmed sequence. Operation
9 begins with the registration of an Active command, which is then followed by a Read or Write
10 command. The address bits registered coincident with the Active command are used to select the
11 bank and row to be activated (BA0-BA2 select the bank; A0-A15 select the row; refer to “DDR3
12 SDRAM Addressing” on page 15 for specific requirements). The address bits registered
13 coincident with the Read or Write command are used to select the starting column location for
14 the burst operation, determine if the auto precharge command is to be issued (via A10), and
15 select BC4 or BL8 mode ‘on the fly’ (via A12) if enabled in the mode register.”). On
16 information and belief, in DDR3 memory accessed by Broadcom products, the memory locations
17 of the first memory row are disposed upon a substrate. The Accused Broadcom Products access
18 the data stored at the memory locations identified in the first access request. *Id.* While the data
19 stored at the memory locations identified by the first access request is being accessed, the
20 Accused Broadcom Products generate a second access request for accessing data stored at
21 memory locations of a second memory row. *See id.* at p. 55 (“... where a READ or WRITE
22 command to a different bank is allowed as long as it does not interrupt the data transfer in the
23 current bank and does not violate any other timing parameters.”). In DDR3 memory accessed by
24 the Accused Broadcom Products, the memory locations of the second memory row are also
25
26
27
28

1 disposed upon the substrate at which the memory locations of the first memory row are disposed.
2 *See id.* at pp. 3-4. The Accused Broadcom Products also access the data stored at the memory
3 locations identified in the second access request. *Id.* at p. 18.

4 29. On information and belief, Broadcom has induced, and continues to induce,
5 infringement of the '481 Patent pursuant to 35 U.S.C. § 271(b), by actively and knowingly
6 inducing, directing, causing, and encouraging others, including, but not limited to, its partners,
7 software developers, customers, distributors, and end users, to make, use, sell, and/or offer to sell
8 in the United States, and/or import into the United States, the Accused Products by, among other
9 things, providing instructions, manuals, and technical assistance relating to the integration, set
10 up, programming, use, operation, updates, and maintenance of said products, such as hardware
11 manuals, software manuals, and other technical documentation available on the Broadcom
12 website.

13
14 30. On information and belief, Broadcom has committed the foregoing infringing
15 activities without a license.

16
17 31. On information and belief, Broadcom's infringing activities commenced at least
18 six years prior to the filing of this complaint, entitling Complex Memory to past damages.

19 32. On information and belief, Broadcom knew the '481 Patent existed, knew of an
20 exemplary infringed claim of the '481 Patent, and knew of exemplary infringing Broadcom
21 products while committing the foregoing infringing acts, thereby willfully, wantonly, and
22 deliberately infringing the '481 Patent.

23
24 **COUNT III: INFRINGEMENT OF THE '576 PATENT**

25 33. Plaintiff incorporates the preceding paragraphs as if fully set forth herein.

26 34. On information and belief, Broadcom has infringed, and continues to infringe, the
27 '576 Patent pursuant to 35 U.S.C. § 271(a), literally or under the doctrine of equivalents, by
28

1 making, using, offering to sell, selling in the United States or importing into the United States
2 products incorporating ARM Cortex-A57 and other ARM Cortex-A architectures, including the
3 Accused Broadcom Products identified in Attachment A.

4 35. For example, on information and belief, Broadcom has infringed at least claim 25
5 of the '576 Patent by performing steps of an energy-conserving operating system. For example,
6 on information and belief, the Broadcom BCM 5871X platform includes an SoC based on ARM
7 Cortex-57 architecture. *See* Ex. 1, BCM6871X Series Processors Datasheet (“The BCM5871X
8 series of processors represent a new generation of 64-bit ARM-based SoCs that set a new bar on
9 performance and power efficiency.”). “Power management aware operating systems
10 dynamically change the power states of cores, balancing the available compute capacity to the
11 current workload, while attempting to use the minimum amount of power. Some of these
12 techniques dynamically switch cores on and off, or place them into quiescent states, where they
13 no longer perform computation. This means they consume very little power.” Ex. 7, ARM
14 Cortex-A Series Programmer’s Guide for ARMv8-A, Chapter 15 Power Management. The
15 Accused Broadcom Products activate a set of keep-alive operating instructions for providing an
16 energy-conserving operation that utilizes keep-alive microprocessor circuitry. *See* Ex. 9,
17 Broadcom BCM58712 website description (“Advanced power management modes (WoL,
18 WoWLAN, WoActivity)”). If detecting a power-up signal, the Accused Broadcom Products
19 power up to provide a main operation that utilizes main microprocessor circuitry, such as a
20 Cortex-A57 MPCore, and a set of main operating instructions. *Id.* The Accused Broadcom
21 Products power down to provide said energy-conserving operation in which said main
22 microprocessor circuitry is deactivated, if detecting a power-down signal. For example, if the
23 Accused Broadcom Products detect a power-down signal, such as a software instruction, they
24 power down main Cortex-A57 processing cores (main microprocessor circuitry) while waiting
25
26
27
28

1 for a wakeup signal. *Id.* In the Accused Broadcom Products, said keep-alive operating
2 instructions provide said energy-conserving operation requiring less computation power as
3 compared with said main operating instructions. *Id.*

4 36. On information and belief, Broadcom has induced, and continues to induce,
5 infringement of the '576 Patent pursuant to 35 U.S.C. § 271(b), by actively and knowingly
6 inducing, directing, causing, and encouraging others, including, but not limited to, its partners,
7 software developers, customers, distributors, and end users, to make, use, sell, and/or offer to sell
8 in the United States, and/or import into the United States, the Accused Products by, among other
9 things, providing instructions, manuals, and technical assistance relating to the integration, set
10 up, programming, use, operation, updates, and maintenance of said products, such as hardware
11 manuals, software manuals, and other technical documentation available on the Broadcom
12 website.

13
14 37. On information and belief, Broadcom has committed the foregoing infringing
15 activities without a license.

16
17 38. On information and belief, Broadcom's infringing activities commenced at least
18 six years prior to the filing of this complaint, entitling Complex Memory to past damages.

19 39. On information and belief, Broadcom knew the '576 Patent existed, knew of an
20 exemplary infringed claim of the '576 Patent, and knew of exemplary infringing Broadcom
21 products while committing the foregoing infringing acts, thereby willfully, wantonly, and
22 deliberately infringing the '576 Patent.

23
24 **COUNT IV: INFRINGEMENT OF THE '469 PATENT**

25 40. Plaintiff incorporates the preceding paragraphs as if fully set forth herein.

26 41. On information and belief, Broadcom has infringed, and continues to infringe the
27 '469 Patent pursuant to 35 U.S.C. § 271(a), literally or under the doctrine of equivalents, by
28

1 making, using, offering to sell, selling in the United States or importing into the United States
2 devices incorporating ARM Cortex-A57 and other ARM Cortex-A architectures, including the
3 Accused Broadcom Products identified in Attachment A.

4 42. For example, on information and belief, Broadcom infringes at least Claim 14 of
5 the '469 Patent by making, using, selling, or offering to sell in the United States, or importing
6 into the United States the Accused Broadcom Products, such as the Broadcom BCM5871X
7 platforms, which are computer systems. On information and belief, the Accused Broadcom
8 Products include a processor, such as the Cortex-A57 MPCore processor or MPCore that boots
9 the device. *See* Ex. 1, BCM6871X Series Processors Datasheet. The Accused Broadcom
10 Products include a first memory accessible by said processor, such as the System SRAM. *See id.*
11 On information and belief, the Accused Broadcom Products also include a second memory
12 accessible only to said processor, wherein said second memory is internal to said processor. For
13 example, Cortex-based processors include memory within L2 cache which is internal to the
14 Cortex MPCore processor, and accessible only to said processor, such as memory that is non-
15 shareable. *See, e.g.,* Ex. 10, ARM Cortex-A57 MPCore Technical Reference Manual, Chapter
16 2.1.1 Components of the processor (“The main components of the processor are...L2 memory
17 system...”). *See also* Ex. 11, ARM Cortex-A Series Programmer’s Guide for ARMv8-A,
18 Chapter 13.3.1 Cacheable and shareable memory attributes. On information and belief, in the
19 Accused Broadcom Products, power to said second memory is controlled separately from power
20 to said processor and to said first memory. *See* Ex. 12, ARM Cortex-A57 MPCore Technical
21 Reference Manual, Chapter 2.4.2 Power domains (“The processor supports the following power
22 domains: ... Each core in the device...The L2 cache and Snoop Tag RAMs...A domain
23 for...The L2 control.”). *See also* Ex. 13, ARM Cortex-A57 MPCore Processor Technical
24 Reference Manual, Chapter 2.4.3 Power modes. In the Accused Broadcom Products, power is
25
26
27
28

1 maintained to the second memory when power is removed from said processor. *See, e.g.*, Ex. 13.
2 In the Accused Broadcom Products, the second memory maintains internal context of the
3 processor when power is removed from said processor. For example, in “dormant” mode, where
4 power is removed from core power domains, the L2 cache RAMs are powered up and retain
5 state. On information and belief, the Accused Broadcom Products also include a third memory
6 external to the processor and accessible only to the processor. For example, the Accused
7 Broadcom Products include a flash memory or ROM including boot code, which is external to
8 the processor, and accessible only to the processor. *Id.* On information and belief, in the
9 Accused Broadcom Products, the power to the flash memory or ROM is controlled separately
10 from power to the processor, and to the main system memory and to the L2 cache memory. *See*
11 *id.* In another example, the Accused Broadcom Products include a portion of a flash memory,
12 the access to which is limited by, for example, BroadSAFE/TrustZone functionality, only to the
13 A57 MPCore processor. On information and belief, power to that flash memory, and the portion
14 accessible only by the A57 MPCore processor, is provided separately from the processor, the
15 first memory (the System SRAM), and the second memory (the corresponding L2 cache).
16

17
18 43. On information and belief, Broadcom has induced, and continues to induce,
19 infringement of the '469 Patent pursuant to 35 U.S.C. § 271(b), by actively and knowingly
20 inducing, directing, causing, and encouraging others, including, but not limited to, its partners,
21 software developers, customers, distributors, and end users, to make, use, sell, and/or offer to sell
22 in the United States, and/or import into the United States, the Accused Products by, among other
23 things, providing instructions, manuals, and technical assistance relating to the integration, set
24 up, programming, use, operation, updates, and maintenance of said products, such as hardware
25 manuals, software manuals, and other technical documentation available on the Broadcom
26 website.
27
28

1 44. Upon information and belief, Broadcom has committed the foregoing infringing
2 activities without a license.

3 45. On information and belief, Broadcom’s infringing activities commenced at least
4 six years prior to the filing of this complaint, entitling Complex Memory to past damages.

5 46. On information and belief, Broadcom knew the ’469 Patent existed, knew of an
6 exemplary infringing claim of the ’469 Patent, and knew of exemplary infringing Broadcom
7 products while committing the foregoing infringing acts, thereby willfully, wantonly, and
8 deliberately infringing the ’469 Patent.
9

10 **COUNT V: INFRINGEMENT OF THE ’330 PATENT**

11 47. Plaintiff incorporates the preceding paragraphs as if fully set forth herein.

12 48. On information and belief, Broadcom has infringed, and continues to infringe,
13 the ’330 Patent pursuant to 35 U.S.C. § 271(a), literally or under the doctrine of equivalents, by
14 making, using, offering to sell, selling in the United States or importing into the United States
15 devices based on ARM Cortex-A architecture, including the Accused Broadcom Products
16 identified in Attachment A.
17

18 49. For example, on information and belief, Broadcom infringes at least Claim 103 of
19 the ’330 Patent by making, using, selling, or offering to sell in the United States, or importing
20 into the United States the above-identified devices which comprise a Central Processing Unit
21 (“CPU”) for executing instructions from a first instruction set. On information and belief, the
22 Accused Broadcom Products include a central processing unit, such as the Cortex-A57 CPU.
23 *See* Ex. 1, BCM5871X Series Processors. On information and belief, CPUs in the Accused
24 Broadcom Products execute the “A32 instruction set,” the “T32 instruction set,” and the “A64
25 instruction set.” Ex. 14, ARM Cortex-A57 MPCore Processor Technical Reference Manual,
26 Chapter 3.1 About the programmers model. Other Broadcom processors execute ARM and
27
28

1 Thumb instruction sets. On information and belief, the Accused Broadcom Products include one
2 or more registers holding a state, such as the system and control registers. *See, e.g.*, Ex. 13,
3 ARM Cortex-A57 MPCore Processor Technical Reference Manual, Chapter 2.4.3 Power modes.
4 On information and belief, in the Accused Broadcom Products, the CPU is adapted, upon
5 executing a first instruction from the first instruction set (such as an instruction from a program
6 in an A32, T32, or A64 instruction set, which is different from the instruction set used for kernel
7 and operating system tasks, before entering dormant mode) to (i) save the state in a memory
8 without executing any additional instructions from the first instruction set (for example, by
9 saving the state without executing any instructions from the instruction set to which the first
10 instruction belongs, such as A64) (*see, e.g.*, Ex. 13 at p. 2-56 (“Before entering Dormant mode,
11 the architectural state of the processor, excluding the contents of the L2 cache RAMs that remain
12 powered up, must be saved to external memory.”)), and (ii) to initiate an action that may cause
13 the state of the registers to become undefined (for example, exiting dormant mode requires
14 applying a ‘Reset’ to the CPU cores, which may result in registers having UNKNOWN values).
15 *See, e.g.*, ARM Cortex-A57 MPCore Technical Reference Manual, Chapter 4.2. On information
16 and belief, in the Accused Broadcom Products, the CPU is further adapted to, in response to an
17 event to restore the saved state of said registers from said memory without executing any
18 additional instructions from the first instruction set. For example, when exiting dormant mode,
19 the CPU restores state to the above registers without executing instructions from the instruction
20 set to which the first instruction belongs (for example, by executing instructions from one of the
21 other two instruction sets; such that, if the first instruction set is A32, instructions from T32 or
22 A64 are executed upon exiting the dormant mode). *See, e.g.*, Ex. 13 at p. 2-56 (“To exit from
23 Dormant mode to Run mode, the SoC must perform a full powerup reset sequence. The SoC
24 must assert the reset signals until power is restored. After power is restored, the processor exits
25
26
27
28

1 the powerup reset sequence, and the architectural state must be restored.”).

2 50. On information and belief, Broadcom has induced, and continues to induce,
3 infringement of the ’330 Patent pursuant to 35 U.S.C. § 271(b), by actively and knowingly
4 inducing, directing, causing, and encouraging others, including, but not limited to, its partners,
5 software developers, customers, distributors, and end users, to make, use, sell, and/or offer to sell
6 in the United States, and/or import into the United States, the Accused Products by, among other
7 things, providing instructions, manuals, and technical assistance relating to the integration, set
8 up, programming, use, operation, updates, and maintenance of said products, such as hardware
9 manuals, software manuals, and other technical documentation available on the Broadcom
10 website.
11

12 51. Upon information and belief, Broadcom has committed the foregoing infringing
13 activities without a license.
14

15 52. On information and belief, Broadcom’s infringing activities commenced at least
16 six years prior to the filing of this complaint, entitling Complex Memory to past damages.
17

18 53. On information and belief, Broadcom knew the ’330 Patent existed, knew of an
19 exemplary infringed claim of the ’330 Patent, and knew of exemplary infringing Broadcom
20 products while committing the foregoing infringing acts, thereby willfully, wantonly, and
21 deliberately infringing the ’330 Patent.

22 **PRAYER FOR RELIEF**

23 WHEREFORE, Plaintiff Complex Memory prays for the judgment in its favor against
24 Broadcom, and specifically, for the following relief:

- 25 A. Entry of judgment in favor of Complex Memory against Broadcom on all counts;
26 B. Entry of judgment that Broadcom has infringed the Patents-in-Suit;
27 C. Entry of judgment that Broadcom’s infringement of the Patents-in-Suit has been
28

1 willful;

2 D. Award of compensatory damages adequate to compensate Complex Memory for
3 Broadcom's infringement of the Patent-in-Suit, in no event less than a reasonable royalty trebled
4 as provided by 35 U.S.C. § 284;

5 E. Declaration and finding that Broadcom's conduct in this case is exceptional under
6 35 U.S.C. § 285;

7 F. Award of reasonable attorneys' fees and expenses against Broadcom pursuant to
8 35 U.S.C. § 285;

9 G. Award of Complex Memory's costs;

10 H. Pre-judgment and post-judgment interest on Complex Memory's award; and

11 I. All such other and further relief as the Court deems just or equitable.

12
13 **DEMAND FOR JURY TRIAL**

14 Pursuant to Rule 38 of the Fed. R. Civ. P., Plaintiff Complex Memory hereby demands
15 trial by jury in this action of all claims so triable.
16

17
18 Dated: December 14, 2018

Respectfully submitted,

19 /s/ Dmitry Kheyfits
20 Dmitry Kheyfits (SBN 321326)
21 dkheyfits@kblit.com
22 KHEYFITS BELENKY LLP
23 4 Embarcadero Center, Suite 1400
24 San Francisco, CA 94111
25 Tel: 415-429-1739
26 Fax: 415-429-6347

27 Andrey Belenky
28 (*pro hac vice* to be filed)
Hanna G. Cohen
(*pro hac vice* to be filed)
hgcohen@kblit.com
KHEYFITS BELENKY LLP
1140 Avenue of the Americas, 9th Floor

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

New York, NY 10036
Tel: 212-203-5399
Fax: 212-203-6445

*Attorneys for Plaintiff
Complex Memory LLC*