IN THE UNITED STATES DISTRICT COURT FOR THE DISTRICT OF DELAWARE

HOME SEMICONDUCTOR CORPORATION,) Plaintiff,) v.) SAMSUNG ELECTRONICS CO., LTD.,) SAMSUNG ELECTRONICS AMERICA,) INC., SAMSUNG SEMICONDUCTOR, INC.) and SAMSUNG AUSTIN) SEMICONDUCTOR, LLC,) Defendants.) PUBLIC VERSION FILED: MAY 24, 2019

C.A. No. 13-2033-RGA

JURY TRIAL DEMANDED

PLAINTIFF'S SECOND AMENDED COMPLAINT FOR PATENT INFRINGEMENT

Plaintiff Home Semiconductor Corporation ("Plaintiff" or "Home Semiconductor") by and through its undersigned counsel, files this Plaintiff's Second Amended Complaint against Samsung Electronics Co., Ltd.; Samsung Electronics America, Inc.; Samsung Semiconductor, Inc.; and Samsung Austin Semiconductor, LLC. (collectively, "Samsung").

THE PARTIES

1. Home Semiconductor is a Delaware corporation having its principal place of business at 3422 Old Capitol Trail, Suite 700, Wilmington, Delaware 19808-6192, U.S.A.

2. Upon information and belief, Samsung Electronics Co., Ltd. ("SEC") is a Korean corporation having its principal place of business at 250 2 Ka Taepyung, Ro Chung Ku, Seoul, Korea M5 100742. On information and belief, SEC is one of the world's largest electronics companies and it designs, manufactures, uses, sells, and offers to sell in, and imports into, the United States, a range of electronics products, including consumer electronics, mobile phones,

entertainment devices (such as TVs), and computer components, such as semiconductor chips, hard drives and other storage devices, such as the infringing DRAM and other devices at issue in this case. Additionally, SEC performs the infringing processes and uses at its facilities in the U.S. Upon information and belief, SEC is the parent company of an extremely complex and complicated ownership structure that includes numerous subsidiaries and related companies and has manufacturing and assembly plants and sales offices and affiliates in more than 80 countries, including Korea and the United States, and employs more than 300,000 workers.

3. Upon information and belief, Samsung Electronics America, Inc. ("SEA") is a New York corporation having its principal place of business at 85 Challenger Road, Ridgefield Park, New Jersey 07660. Upon information and belief, SEA is a wholly-owned subsidiary of SEC. Upon information and belief, SEA is a wholly-owned subsidiary of SEC and it manufactures, uses, sells, and offers to sell in, and imports into, the United States, a wide variety of consumer electronics products, a range of electronics products, including consumer electronics, mobile phones, entertainment devices (such as TVs), and computer components, such as semiconductor chips, hard drives and other storage devices, such as the infringing DRAM and other devices at issue in this case. Additionally, SEA performs the infringing processes and uses at its facilities in the U.S.

4. Upon information and belief, Samsung Semiconductor, Inc. ("SSI") is a California corporation having its principal place of business at 3655 North First Street, San Jose, California 95134 or 601 McCarthy Blvd., Milpitas, California 95035. Upon information and belief, SSI is a subsidiary of SEA and it manufactures, uses, sells, offers to sell in, and imports into, the United States a wide variety of consumer electronics products, including computer components and memory chips, such as the infringing DRAM and other devices at issue in this

- 2 -

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 3 of 490 PageID #: 10014

case. Additionally, SSI performs the infringing processes and uses, at its facilities in San Jose, Austin and San Diego.

5. Upon information and belief, Samsung Austin Semiconductor, LLC. ("SAS") is a Delaware limited liability corporation having its principal place of business at 12100 Samsung Boulevard, Austin, Texas 78754. Upon information and belief, SAS is a wholly-owned subsidiary of SSI, is one of the Samsung manufacturing facilities and foundry operations in the U.S., and manufactures, uses, sells, and offers to sell in the United States a wide variety of electronics products, including computer components and memory chips, such as the infringing DRAM and other devices at issue in this case. Additionally, SAS performs the infringing processes and uses at its Austin, Texas facility.

6. Upon information and belief, Samsung has conducted and regularly conducts business within this District, has purposefully availed itself of the privileges of conducting business in this District, and has sought protection and benefit from the laws of the State of Delaware.

JURISDICTION AND VENUE

7. This action arises under the Patent Laws of the United States, 35 U.S.C. § 1, *et seq.*, including but not limited to 35 U.S.C. §§ 271, 281, 283, 284, and 285. This Court has subject matter jurisdiction over this case for patent infringement under 28 U.S.C. §§ 1331 and 1338(a).

8. This Court has personal jurisdiction over SEC. SEC is amenable to service of summons for this action. Furthermore, personal jurisdiction over SEC in this action comports with due process. SEC has conducted and regularly conducts business within the United States and this District. SEC has purposefully availed itself of the privileges of conducting business in

- 3 -

the United States, and more specifically in the State of Delaware and this District. SEC has sought protection and benefit from the laws of the State of Delaware by forming its United States affiliate in this District and/or by placing infringing products into the stream of commerce through an established distribution channel with the awareness and/or intent that they will be purchased by consumers in this District.

9. SEC – directly or through intermediaries (including distributors, retailers, and others), subsidiaries, alter egos, and/or agents – ships, distributes, offers for sale, and/or sells its products in the United States and this District. SEC has purposefully and voluntarily placed one or more of its infringing products into the stream of commerce with the awareness and/or intent that they will be purchased by consumers in this District. SEC knowingly and purposefully ships infringing products into and within this District through an established distribution channel. These infringing products have been and continue to be purchased by consumers in this District. Upon information and belief, through those activities, SEC has committed the tort of patent infringement in this District and/or has induced others to commit patent infringement in this District. Plaintiff's cause of action for patent infringement arises directly from SEC's activities in this District.

10. This Court has personal jurisdiction over SEA. SEA is amenable to service of summons for this action. Furthermore, personal jurisdiction over SEA in this action comports with due process. SEA has conducted and regularly conducts business within the United States and this District. SEA has purposefully availed itself of the privileges of conducting business in the United States, and more specifically in the State of Delaware and this District. SEA has sought protection and benefit from the laws of the State of Delaware by forming its United States affiliate in this District and/or by placing infringing products into the stream of

- 4 -

commerce through an established distribution channel with the awareness and/or intent that they will be purchased by consumers in this District.

11. SEA – directly or through intermediaries (including distributors, retailers, and others), subsidiaries, alter egos, and/or agents – ships, distributes, offers for sale, and/or sells its products in the United States and this District. SEA has purposefully and voluntarily placed one or more of its infringing products into the stream of commerce with the awareness and/or intent that they will be purchased by consumers in this District. SEA knowingly and purposefully ships infringing products into and within this District through an established distribution channel. These infringing products have been and continue to be purchased by consumers in this District. Upon information and belief, through those activities, SEA has committed the tort of patent infringement in this District and/or has induced others to commit patent infringement in this District. Plaintiff's cause of action for patent infringement arises directly from SEA's activities in this District.

12. This Court has personal jurisdiction over SSI. SSI is amenable to service of summons for this action. Furthermore, personal jurisdiction over SSI in this action comports with due process. SSI has conducted and regularly conducts business within the United States and this District. SSI has purposefully availed itself of the privileges of conducting business in the United States, and more specifically in the State of Delaware and this District. SSI has sought protection and benefit from the laws of the State of Delaware by placing infringing products into the stream of commerce through an established distribution channel with the awareness and/or intent that they will be purchased by consumers in this District.

13. SSI – directly or through intermediaries (including distributors, retailers, and others), subsidiaries, alter egos, and/or agents – ships, distributes, offers for sale, and/or sells its

- 5 -

products in the United States and this District. SSI has purposefully and voluntarily placed one or more of its infringing products into the stream of commerce with the awareness and/or intent that they will be purchased by consumers in this District. SSI knowingly and purposefully ships infringing products into and within this District through an established distribution channel. These infringing products have been and continue to be purchased by consumers in this District. Upon information and belief, through those activities, SSI has committed the tort of patent infringement in this District and/or has induced others to commit patent infringement in this District. Plaintiff's cause of action for patent infringement arises directly from SSI's activities in this District.

14. This Court has personal jurisdiction over SAS. SAS is amenable to service of summons for this action. Furthermore, personal jurisdiction over SAS in this action comports with due process. SAS has conducted and regularly conducts business within the United States and this District. SAS has purposefully availed itself of the privileges of conducting business in the United States, and more specifically in the State of Delaware and this District. SAS has sought protection and benefit from the laws of the State of Delaware by forming in this District and/or by placing infringing products into the stream of commerce through an established distribution channel with the awareness and/or intent that they will be purchased by consumers in this District.

15. SAS – directly or through intermediaries (including distributors, retailers, and others), subsidiaries, alter egos, and/or agents – ships, distributes, offers for sale, and/or sells its products in the United States and this District. SAS has purposefully and voluntarily placed one or more of its infringing products into the stream of commerce with the awareness and/or intent that they will be purchased by consumers in this District. SAS knowingly and purposefully ships

- 6 -

infringing products into and within this District through an established distribution channel. These infringing products have been and continue to be purchased by consumers in this District. Upon information and belief, through those activities, SAS has committed the tort of patent infringement in this District and/or has induced others to commit patent infringement in this District. Plaintiff's cause of action for patent infringement arises directly from SAS's activities in this District.

16. Venue is proper in this Court according to the venue provisions set forth by 28 U.S.C. §§ 1391(b)-(d) and 1400(b). Samsung is subject to personal jurisdiction in this District, and therefore is deemed to reside in this District for purposes of venue. Upon information and belief, Samsung has committed acts within this District giving rise to this action and does business in this District, including but not limited to making sales in this District, providing service and support to its respective customers in this District and/or operating an interactive website, available to persons in this District that advertises, markets, and/or offers for sale infringing products.

BACKGROUND

17. U.S. Patent No. 5,452,261 titled "Serial Address Generator for Burst Memory" (the "'261 patent") was duly and legally issued by the U.S. Patent and Trademark Office on September 19, 1995, after full and fair examination. Jinyong Chung and Michael A. Murray are the inventors listed on the '261 patent. The '261 patent has been assigned to Plaintiff, and Plaintiff holds all rights, title, and interest in the '261 patent, including the right to collect and receive damages for past, present and future infringements. A true and correct copy of the '261 patent is attached as Exhibit A and made a part hereof.

18. U.S. Patent No. 6,146,997 titled "Method for Forming Self-Aligned Contact

- 7 -

Hole" (the "'997 patent") was duly and legally issued by the U.S. Patent and Trademark Office on November 14, 2000, after full and fair examination. Jacson Liu and Jing-Xian Huang are the inventors listed on the '997 patent. The '997 patent has been assigned to Plaintiff, and Plaintiff holds all rights, title, and interest in the '997 patent, including the right to collect and receive damages for past, present and future infringements. A true and correct copy of the '997 patent is attached as Exhibit B and made a part hereof.

19. Upon information and belief, Samsung makes, uses, offers to sell, and/or sells within, and/or imports into the United States products that incorporate the fundamental technologies covered by the '261 and '997 patents (collectively, the "patents-in-suit").

20. Upon information and belief, distributors purchase and have purchased Samsung's infringing products for sale or importation into the United States, including this District. Upon information and belief, consumers use and have used Samsung's infringing products in the United States, including this District.

COUNT I

Patent Infringement of U.S. Patent No. 5,452,261

21. Plaintiff repeats and re-alleges each and every allegation of paragraphs 1-20 as though fully set forth herein.

22. The '261 patent is valid and enforceable.

23. Samsung has never been licensed, either expressly or impliedly, under the '261 patent.

24. Upon information and belief, SEC, SEA, SSI, and SAS have been and are directly infringing under 35 U.S.C. § 271(a), either literally or under the doctrine of equivalents, and/or indirectly infringing, by way of inducement with specific intent under 35 U.S.C. §

- 8 -

271(b), the '261 patent by making, using, offering to sell, and/or selling to manufacturers, distributors, customers and/or consumers (directly or through intermediaries and/or affiliates or subsidiaries) in this District and elsewhere within the United States and/or importing into the United States, or by inducing others to make, use, offer for sale, sell, and/or import into the United States, without authority, Samsung's dynamic random-access memories ("DRAMs") that include all of the limitations of one or more claims of the '261 patent, products containing Samsung's DRAMs that include all of the limitations of one or more claims of one or more claims of the '261 patent, and/or other products that include all of the limitations of one or more claims of the '261 patent. The accused products include but are not limited to Samsung DRAMs; and Samsung and non-Samsung branded smartphones, tablets, desktop PCs, notebook PCs, Chrome devices, Smart TVs, Blu-ray/DVD players, home theater systems, media players, cameras/camcorders, and printers that contain Samsung DRAMs.

25. Samsung DRAM has circuitry meeting every limitation of at least claims 1-5, 7-10, 12 and 14 of the '261 patent, as shown in Home's Infringement Contentions attached hereto as confidential Exhibit C.

26. Upon information and belief, distributors, customers and consumers that purchase Samsung's DRAMs that include all of the limitations of one or more claims of the '261 patent, products containing Samsung's DRAMs that include all of the limitations of one or more claims of the '261 patent, and/or other products made, sold or imported by Samsung that include all of the limitations of one or more claims of the '261 patent also directly infringe, either literally or under the doctrine of equivalents, under 35 U.S.C. § 271(a), the '261 patent by using, offering to sell, and/or selling infringing products in this District and elsewhere in the United States.

27. Upon information and belief, Samsung had knowledge of the '261 patent and its

- 9 -

infringing conduct at least since October 24, 2013 when Samsung was formally placed on notice of its infringement. In any event, Samsung had knowledge of the '261 patent and its infringing conduct no later than the filing date of this Complaint.

28. Upon information and belief, since at least the above-mentioned date when Plaintiff formally placed Samsung on notice of its infringement, SEC, SEA, SSI, and SAS have actively induced, under 35 U.S.C. § 271(b), manufacturers, distributors, importers, customers and/or consumers to directly infringe one or more claims of the '261 patent. Since at least the notice provided on the above-mentioned date, SEC, SEA, SSI, and SAS do so with knowledge, or with willful blindness of the fact, that the induced acts constitute infringement of the '261 patent. Upon information and belief, SEC, SEA, SSI, and SAS intend to cause infringement by these manufacturers, distributors, importers, customers and/or consumers. SEC, SEA, SSI, and SAS have taken affirmative steps to induce infringement by, *inter alia*, creating advertisements that promote the infringing use of the infringing products, creating an established distribution channel for these products into and within the United States, manufacturing these products in conformity with U.S. laws and regulations, distributing or making available instructions or manuals for these products to purchasers and prospective buyers, and/or providing technical support, replacement parts, or services for these products to these purchasers in the United States.

29. Upon information and belief, Samsung's acts of infringement of the '261 patent have been willful and intentional. Since at least the above-mentioned date of notice, Samsung has acted with an objectively high likelihood that its actions constitute infringement of the '261 patent by refusing to take a license and continuing to make and sell infringing products. The objectively-defined risk was either known or so obvious that it should have been known.

- 10 -

30. As a direct and proximate result of these acts of patent infringement,

Samsung has encroached on the exclusive rights of Plaintiff to practice the '261 patent, for which Plaintiff is entitled to at least a reasonable royalty.

COUNT II

Patent Infringement of U.S. Patent No. 6,146,997

31. Plaintiff repeats and re-alleges each and every allegation of paragraphs 1-30 as though fully set forth herein.

32. The '997 patent is valid and enforceable.

Samsung has never been licensed, either expressly or impliedly, under the '997 patent.

34. Upon information and belief, SEC, SEA, SSI, and SAS have been and are directly infringing under 35 U.S.C. § 271(a), either literally or under the doctrine of equivalents, and/or indirectly infringing, by way of inducement with specific intent under 35 U.S.C. § 271(b), the '997 patent by making, using, offering to sell, and/or selling to manufacturers, distributors, and/or consumers (directly or through intermediaries and/or affiliates or subsidiaries) in this District and elsewhere within the United States and/or importing into the United States, or by inducing others to make, use, offer for sale, sell, and/or import into the United States, without authority, Samsung's DRAMs that include all of the limitations of one or more claims of the '997 patent, Samsung's CPUs that include all of the limitations of one or more claims of the '997 patent, products containing Samsung's DRAMs, NAND flash memories and/or CPUs that include all of the limitations of one or more claims of the '997 patent, and/or other products that include all of the limitations of the '997 patent, and/or other products that include all of the limitations of the '997 patent, and/or other products that include all of the limitations of the '997 patent, and/or other products that include all of the limitations of the '997 patent. The

accused products include but are not limited to Samsung DRAMs, internal and external NAND flash memories, and CPUs; and Samsung and non-Samsung branded smartphones, tablets, desktop PCs, notebook PCs, Chrome devices, Smart TVs, Blu-ray/DVD players, home theater systems, media players, cameras/camcorders, and printers that contain such DRAMs, NAND flash memories, and CPUs.

35. Upon information and belief, SEC, SEA, SSI, and SAS have been and are directly infringing the '997 patent under 35 U.S.C. § 271(g) by, without authority, importing into the United States and/or offering to sell, selling, and/or using within the United States Samsung DRAMs, NAND flash memories, and CPUs and/or products containing Samsung DRAMs, NAND flash memories, and CPUs, where those Samsung DRAMs, NAND flash memories, and CPUs, where those Samsung DRAMs, NAND flash memories, and CPUs are made by a process practicing all of the limitations of one or more claims of the '997 patent, either literally or under the doctrine of equivalents.

36. Samsung DRAMs, NAND flash memories, and CPUs are made by a process practicing every limitation of at least claims 2 and 9-14 of the '997 patent, as shown Home's Supplemental Infringement Contentions attached hereto as confidential Exhibit D.

37. Upon information and belief, distributors, customers and consumers that purchase Samsung's DRAMs that include all of the limitations of one or more claims of the '997 patent, Samsung's NAND flash memories that include all of the limitations of one or more claims of the '997 patent, Samsung's CPUs that include all of the limitations of one or more claims of the '997 patent, products containing Samsung's DRAMs, NAND flash memories and/or CPUs that include all of the limitations of one or more claims of the '997 patent, and/or other products made, sold or imported by Samsung that include all of the limitations of one or more claims of the '997 patent also directly infringe, either literally or under the doctrine of equivalents, under 35 U.S.C. § 271(a), the '997 patent by using, offering to sell, and/or selling infringing products in this District and elsewhere in the United States.

38. Upon information and belief, Samsung had knowledge of the '997 patent and its infringing conduct at least since October 24, 2013 when Samsung was formally placed on notice of its infringement. In any event, Samsung had knowledge of the '997 patent and its infringing conduct no later than the filing date of this Complaint.

39. Upon information and belief, since at least the above-mentioned date when Plaintiff formally placed Samsung on notice of its infringement, SEC, SEA, SSI, and SAS have actively induced, under 35 U.S.C. § 271(b), manufacturers, distributors, importers, customers and/or consumers to directly infringe one or more claims of the '997 patent. Since at least the notice provided on the above-mentioned date, SEC, SEA, SSI, and SAS do so with knowledge, or with willful blindness of the fact, that the induced acts constitute infringement of the '997 patent. Upon information and belief, SEC, SEA, SSI, and SAS intend to cause infringement by these manufacturers, distributors, importers, customers and/or consumers. SEC, SEA, SSI, and SAS have taken affirmative steps to induce its infringement by, inter alia, creating advertisements that promote the infringing use of the infringing products, creating an established distribution channel for these products into and within the United States, manufacturing these products in conformity with U.S. laws and regulations, distributing or making available instructions or manuals for these products to purchasers and prospective buyers, and/or providing technical support, replacement parts, or services for these products to these purchasers in the United States.

40. Upon information and belief, Samsung's acts of infringement of the '997 patent have been willful and intentional. Since at least the above-mentioned date of notice, Samsung

- 13 -

has acted with an objectively high likelihood that its actions constitute infringement of the '997 patent by refusing to take a license and continuing to make and sell infringing products. The objectively-defined risk was either known or so obvious that it should have been known.

41. As a direct and proximate result of these acts of patent infringement, Samsung has encroached on the exclusive rights of Plaintiff to practice the '997 patent, for which Plaintiff is entitled to at least a reasonable royalty.

CONCLUSION

42. Plaintiff is entitled to recover from Samsung the damages sustained by Plaintiff as a result of Samsung's wrongful acts in an amount subject to proof at trial, which, by law, cannot be less than a reasonable royalty, together with interest and costs as fixed by this Court.

43. Plaintiff has incurred and will incur attorneys' fees, costs, and expenses in the prosecution of this action. The circumstances of this dispute create an exceptional case within the meaning of 35 U.S.C. § 285, and Plaintiff is entitled to recover its reasonable and necessary attorneys' fees, costs, and expenses.

JURY DEMAND

44. Plaintiff hereby requests a trial by jury pursuant to Rule 38 of the Federal Rules of Civil Procedure.

PRAYER FOR RELIEF

45. Plaintiff respectfully requests that the Court find in its favor and against Samsung, and that the Court grant Plaintiff the following relief:

A. A judgment that Samsung has infringed the patents-in-suit as alleged herein,
 directly and/or indirectly by way of inducing infringement of such patents;

- B. A judgment for an accounting of all damages sustained by Plaintiff as a result of the acts of infringement by Samsung;
- C. A judgment and order requiring Samsung to pay Plaintiff damages under 35
 U.S.C. § 284, including up to treble damages for willful infringement as provided by 35 U.S.C. § 284, and any royalties determined to be appropriate;
- D. A permanent injunction enjoining Samsung and its officers, directors, agents, servants, employees, affiliates, divisions, branches, subsidiaries, parents and all others acting in concert or privity with them from direct and/or indirect infringement of the patents-in-suit pursuant to 35 U.S.C. § 283;
- E. A judgment and order requiring Samsung to pay Plaintiff pre-judgment and postjudgment interest on the damages awarded;
- F. A judgment and order finding this to be an exceptional case and requiring Samsung to pay the costs of this action (including all disbursements) and attorneys' fees as provided by 35 U.S.C. § 285; and
- G. Such other and further relief as the Court deems just and equitable.

Respectfully submitted,

OF COUNSEL:

Craig R. Kaufman Jerry Chen Kevin Jones Michael C. Ting TECHKNOWLEDGE LAW GROUP LLP 100 Marine Parkway, Suite 200 Redwood Shores, CA 94065 (650) 517-5200 ckaufman@tklg-llp.com jchen@tklg-llp.com kjones@tklg-llp.com mting@tklg-llp.com

MCCARTER ENGLISH LLP

<u>/s/ Daniel M. Silver</u> Michael P. Kelly (#2295) Daniel M. Silver (#4758) Renaissance Centre 405 N. King Street, 8th Floor Wilmington, DE 19801 (302) 984-6331 mkelly@mccarter.com dsilver@mccarter.com

Counsel for Plaintiff HOME SEMICONDUCTOR CORPORATION

Dated: December ____, 2018

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 17 of 490 PageID #: 10028

Exhibit A

United States Patent [19]

Chung et al.

[54] SERIAL ADDRESS GENERATOR FOR BURST MEMORY

- [75] Inventors: Jinyong Chung, Los Altos Hills, Calif.; Michael A. Murray, Bellevue, Wash.
- [73] Assignee: Mosel Vitelic Corporation, San Jose, Calif.
- [21] Appl. No.: 265,535
- [22] Filed: Jun. 24, 1994
- [51] Int. Cl.⁶ G11C 8/00

[56] References Cited

U.S. PATENT DOCUMENTS

5,097,447	3/1992	Ogawa 365/230.09 X
5,146,431	9/1992	Eby 365/236 X
5,260,905	11/1993	Mori 365/230.09 X

Primary Examiner—David C. Nelms Assistant Examiner—Son Mai

Fied OF PARENT France (France Parent) In 10029

[11] Patent Number: 5,452,261

US005452261A

[45] Date of Patent: Sep. 19, 1995

Attorney, Agent, or Firm-Skjerven, Morrill, MacPherson, Franklin & Friel; Norman R. Klivans

[57] ABSTRACT

A serial address generator for a sequential (burst mode) random access memory generates a sequence of internally generated addresses for fast cycling. The start address is externally provided. Then, as the clock signals arrive, the subsequent addresses are generated in sequence by the address sequencer. The address sequencer is preset to the second address in the sequence following the start address. Simultaneously, the start address is connected by an external address enable switch to an output terminal of the address generator, bypassing the address sequencer. When the first clock signal arrives at the address sequencer, the address sequencer output is sampled by closing an internal address enable switch and opening the external address enable switch. Thus the internally generated addresses are provided immediately following the start address. The address sequencer thereby generates each address one clock cycle ahead of that in the prior art, and the output address is provided one half clock cycle ahead of that in the prior art.

14 Claims, 16 Drawing Sheets



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 19 of 490 PageID #: 10030

U.S. Patent

Sep. 19, 1995

Sheet 1 of 16





Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 20 of 490 PageID #: 10031

U.S. Patent

Sep. 19, 1995

Sheet 2 of 16

5,452,261



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 21 of 490 PageID #: 10032

U.S. Patent

Sep. 19, 1995

Sheet 3 of 16





FIG. 4





Sep. 19, 1995

Sheet 5 of 16



U.S. Patent

Sep. 19, 1995

Sheet 6 of 16

I



FIG. 6A



Sep. 19, 1995

Sheet 7 of 16





Sep. 19, 1995



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 27 of 490 PageID #: 10038

U.S. Patent

Sep. 19, 1995

Sheet 9 of 16



U.S. Patent

Sep. 19, 1995

Sheet 10 of 16

5,452,261



FIG. 8A



Sep. 19, 1995

Sheet 11 of 16





Sheet 12 of 16



U.S. Patent

Sep. 19, 1995

Sheet 13 of 16





Sheet 14 of 16





Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 33 of 490 PageID #: 10044



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 34 of 490 PageID #: 10045

5,452,261

SERIAL ADDRESS GENERATOR FOR BURST MEMORY

BACKGROUND OF THE INVENTION

1. Field of the Invention

This disclosure relates to random access memory and specifically to a serial address generator for a burst-type random access memory.

2. Description of the Prior Art

10

sequencer 12.

higher speed) is desirable in terms of address output. SUMMARY OF THE INVENTION

In the above described prior art, the second address A_{n+1} is delivered by the address sequencer to the output buffer at the time of the trailing edge of the first ϕ_{clock} cycle. In accordance with the invention, instead the second address A_{n+1} is delivered to the output buffer at the leading edge of the ϕ_{clock} signal. Thus one half of a clock cycle is gained for each address burst.

After provision to the output buffer of the first address A_n (which is externally supplied as in FIG. 1B) the external address line is disconnected from the output buffer by an external address enable switch, and an internal address enable switch which connects the address sequencer to the output buffer is closed, allowing the address sequencer to provide the subsequent internally generated address A_{n+1} to the output buffer, also as in FIG. 1B. Then, during the time that the start address A_n is being provided to the output buffer, the address sequencer operates to calculate the subsequent address A_{n+1} . The output addresses of each burst are thereby, each provided to the output buffer approximately $\frac{1}{2}$ of a clock cycle earlier than in the prior art of FIG. 1B.

The externally provided address and the address out both begin with the same address A_n which is the initial address in the burst, while using the preset signal to advance the counting of the sequence by one count.

Therefore, the address sequencer is preset to address A_{n+1} (the second address in the burst) following the externally provided start address A_n . When the first clock signal arrives at the address sequencer, the address sequencer output is sampled by enabling the internal address enable (second) switch and disabling the external address enable (first) switch. The address sequencer output is updated with each rising edge of the clock signal ϕ_{clock} . Thereby the address sequencer generates each address one clock cycle ahead of the time that address would have been generated in the prior art, and the address output is supplied to the output buffer $\frac{1}{2}$ clock cycle ahead of the prior art (FIG. 2B) timing. As in the prior art, the address sequencer includes a master/slave counter. However, in accordance with the invention and in order to set the address sequencer initially to the second address A_{n+1} , the master side of the counter is initially set to value A_n , and the slave side of the counter is initially set to value A_{n+1} . This provides the desired incremental timing advantage over the prior art.

The present invention is applicable specifically to To improve the start address delivery, in a second 60 burst DRAM (dynamic RAM) operating in page mode, and is also applicable to other types of burst memory using sequential type addressing.

In accordance with the invention, operation of the address generator is the same as in the prior art except during the preset cycle. Thus the performance advantage is gained during the preset portion of the address burst. Since the addresses are output one-half cycle ahead of that provided in the prior art, this improves the

Video RAM (random access memory), synchronous RAM and burst RAM each require a sequence of internally generated addresses for faster cycling and prevention of the external address bus lines from fast switching to suppress switching noise in the system. Typically the 15 start address of a particular address burst is provided from an external source (a host computer or a processor) and as subsequent clock signals arrive at the address generator, the following addresses in the burst are generated continuously in sequence for the duration of the 20 burst. The prior art presets the address sequencer (typically a counter) to the externally provided start address (A_n) in response to a PRESET signal. The address sequencer output is updated with each ϕ_{clock} rising edge, and the outputs of the address generator are se- 25 quentially A_n , A_{n+1} , A_{n+2} , etc.

Such a prior art address generator is shown in FIG. 1A including address sequencer 12 outputting the sequence of addresses to an output buffer 14. The three input signals to the address sequencer 12 are the input 30 address signal (the start address A_n), the ϕ_{clock} signal, and the PRESET signal. Additionally, a sequence control signal controls whether the address sequencer 12 counts up or down. In most applications, upcounting is used, and this function is built in, rather than being a 35 control function. The associated timing diagram is shown in FIG. 2A.

Typically the address sequencer 12 (counter) includes a master side and a slave side, each initially set to the start address A_n . It is to be understood that the device of 40 FIG. 1A is a parallel device, where the start address A_n is a multi-bit address provided by a plurality of lines, i.e. an address bus. The address out signal is also provided on a multi-line bus.

As seen in FIG. 2A, the first address out A_n is output 45 to buffer 14 when the Preset signal is applied, and kept until leading edge of ϕ_{clock} arrives. The second address out A_{n+1} is output to buffer 14 at the trailing edge of ϕ_{clock} and the following addresses are updated at every trailing edge of the ϕ_{clock} signal. 50

The address generator of FIG. 1A functions adequately; however it is slower than desired. Faster operation is desirable to improve system performance such as needed in a typical burst DRAM (dynamic random access memory) chip. The FIG. 1A address generator 55 delivers the first address late, due to the propagation delay through the counters inside the address sequencer. This means a shorter start address duration time.

prior art address generator the start address is provided from the Address Input directly, instead of going through the counters. (See FIG. 1B, and corresponding timing diagram FIG. 2B).

Rather than providing the start address A_n to the 65 address sequencer as in FIG. 1A, the address sequencer 12 of FIG. 1B is bypassed before and during the preset period by means of external address enable switch 24

address is provided directly to the output buffer via

external address enable switch 24. This (start) address A_n is therefore available almost immediately as the ad-

However, further performance improvement (i.e.,

⁵ dress out at buffer 14, without processing by the address

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 36 of 490 PageID #: 10047

5,452,261

5

25

50

operational performance of the system in which the burst memory is installed.

BRIEF DESCRIPTION OF THE DRAWINGS

FIGS. 1A, 1B show prior art address generators. FIGS. 2A, 2B show timing diagrams for the prior art

address generators of respectively FIGS. 1A, 1B. FIG. 3 shows an address generator in accordance

with the present invention. FIG. 4 shows a timing diagram for the address gener- 10

ator of FIG. 3.

FIG. 5 shows a schematic of the internal address enable switch, external address enable switch, and output buffer in accordance with the present invention.

FIG. 6 shows a counter in accordance with the pres- 15 ent invention.

FIG. 7 shows detail of one cell of the counter of FIG. 6

FIGS. 8, 9, and 10 show circuitry for generation of the timing signals for the address generator in accor- 20 dance with the present invention.

FIGS. 11(a) and 11(b) show a timing diagram for an address generator in accordance with the present invention.

DETAILED DESCRIPTION OF THE INVENTION

FIG. 3 shows in a block diagram serial address generator 18 in accordance with the invention. Address generator 18 includes address sequencer 20, output buffer 30 22, external address enable switch 24 (as in FIG. 1B) actuated by an external address enable control signal 28, and internal address enable switch 26 (as in FIG. 1B) actuated by an internal address enable control signal 30. Thus the serial address generator of FIG. 3 appears in 35 the block diagram to be similar to the serial address generator of FIG. 1B; the distinction is in the internal structure and operation of address sequencer 20, which differs significantly from address sequencer 12 of FIGS. 1A and 1B. 40

Sequence control signal 32 (as in the prior art) determines whether address sequencer 20 is an up or down counter. Input signals on lines 34, 36 and 38 are conventional (as in the prior art). The output address ("address out") is provided on line 40. This circuit, like that of 45 FIGS. 1A and 1B, is a parallel device providing a multibit address. Hence address line 34, the output from the address sequencer on line 42, and the address out line 40 each represent multi-line busses with as many lines as there are address bits in the particular application.

FIG. 4 illustrates timing for the address generator of FIG. 3, and specifically the timing for external address switch 24 and internal address switch 26 as controlled respectively by their control signals 28, 30 of FIG. 3. Initially, external address enable switch 24 is closed (the 55 external address enable control signal 28 is high) thus providing the externally provided address on line 34 directly to buffer 22. After the initial address A_n (which is externally provided) is provided to buffer 22, the signal ϕ_{clock} goes low, and the external address enable 60 control signal 28 goes low, then the internal address enable signal 30 goes high, closing switch 26. At this time the address sequencer 20 has generated the second address A_{n+1} .

As seen in the timing diagram of FIG. 4, generation 65 of the second address A_{n+1} overlaps with provision of the start address A_n . Thus within the first two ϕ_{clock} cycles, all of start address A_n and second address A_{n+1}

are output to buffer 22, in contrast to the prior art of FIG. 2B in which only $1\frac{1}{2}$ addresses are outputted within the first two occurrences of clock cycles ϕ_{clock} . This half-clock cycle advantage is the chief benefit of the present invention. Thus the generation of addresses ("Address sequencer out" in FIG. 4) is one clock cycle ahead of that in the prior art, and there is also a half clock timing advantage in the output addresses ("Address out") in contrast to the prior art of FIG. 2B.

In one embodiment the serial address generator of FIG. 3 is for use in a burst RAM operating in page mode, with the externally provided address being the first (start) address for each page. Therefore for example a RAM chip having 512 words per page requires nine bit addresses, i.e., $2^9 = 512$. Thus, the address sequencer is a nine-bit counter. The serial address generator in accordance with the invention is also be suitable for other (non-page mode) types of serially generated addresses, with the addition of conventional stop circuitry to terminate a burst of predetermined length.

It is to be appreciated that the serial address generator of FIG. 3 is used in place of conventional serial address generator of FIGS. 1A, 1B as a portion typically of a RAM chip. The address out signal provided on line 40 is conventionally connected to an address decoder which selects the desired memory cell or cells to be written to or read from. (The remainder of the RAM chip is not illustrated herein as being conventional.)

FIGS. 5 through 10 show a detailed schematic of one embodiment of the present invention, corresponding to that shown in the block diagram of FIG. 3 except that the sequence control is not shown, due to only upcounting being available. In FIGS. 5 through 10 the small numbers adjacent each logic gate indicate the width (in micrometers) of each transistor gate of the logic gate. Thus, "P" indicates the width of a P channel transistor gate and "N" indicates the width of an N channel transistor gate. The gate length is equal for all transistors except where a two number notation is used i.e., "48/2" means the transistor gate width is 48 micrometers and the transistor gate length is 2 micrometers. The standard (default) transistor gate length is 1.2 micrometers, for this embodiment.

Table 1 shows the signal designations in the block diagram FIG. 3 and the corresponding signal designations in schematic FIGS. 5 to 10, and in the corresponding timing diagram of FIGS. 11(a), 11(b). In Table 1 there is no schematic equivalent to the sequence control signal in FIG. 3, since as explained above the circuit shown in the schematic of FIGS. 5 to 10 uses "up counting" only and does not have a down counting mode option.

	TABLE 1		
CHIEF SIGNALS - EQUIVALENCES			
BLOCK DIAGRAM - FIG. 3	SCEMATIC - FIGS. 5-10	TIMING CHART - FIG. 11	
Start address (An)	Same	Yn	
PRÉSET	Same	Same	
External Address	A _n	Address	
Internal	BN, (Burst Address N)	Address	
Address		Sequencer	
φ <i>clock</i>	ϕ_{clock} signal generation sequence: CAS-PAD \rightarrow CAS1 _b \rightarrow BAEN- $\rightarrow \phi_{clock}$	ϕ_{clock}	
Sequence	(up counting is inherent		
5,452,261

	TABLE 1-continued		
CHIE	EF SIGNALS - EQUIVALEN	ICES	
BLOCK		TIMING	
DIAGRAM	SCEMATIC -	CHART	
- FIG. 3	FIGS. 5-10	- FIG. 11	
Control	so this control is not required)		
External	AH (address HOLD)	AH	
Address	[functions as external		
Enable	address latching and		1.
	disable at same time]		1
Internal	BAEN- (Burst Address	BAEN -	
Address	Enable-)		
Enable			
Address Out	Y_m -L, Y_m L, Y_m -R, Y_m R	Address Out	
	(two pairs per single		
	address),		1
(Not Shown)	BC _n (Burst Counter Carry - Output) BCN-1 (Burst		
	Counter Carry - Input)		

5

Table 2 shows the externally provided input signals/- 20 lines for the circuit of FIGS. 5 to 10.

	TABLE 2	
EXTER	NALLY PROVIDED INPUTS	
NAME	DESCRIPTION	25
An	External address	
Vcc	power	
L	left decoder address enable	
R	right decoder address enable	
YS	column address power up	
AS	Address Sense	30
CAS-PAD	Column Address Strobe input	50
MUX-	Row - column address multiplex	
BE/OE	Burst enable/output enable input	
AH	External address enable	
ATDOE	Output enable control	
WE-	Write Enable-	25
WE1	Write Enable	

Table 3 shows the output signals for the circuit of FIGS. 5 to 10. TABLE 2

		IADLE 5	40
	EXTE	RNAL OUTPUT SIGNALS	
1	NAME	DESCRIPTION	
	Y _{m-L} Y _{mL} Y _{m-R} YmR	left address bit inverted left address bit right address bit inverted right address bit	45

Table 4 shows the internal signals for the circuit of FIGS. 5 to 10.

		TABLE 4	
N	AME	DESCRIPTION	
B	AEN-	Internal address enable	
B	N	Internal address	
B	A _n	Internal Start Address	55
BI	м	Burst mode	55
B	Cn	Counter carry output	
B	C _n -1	Counter carry input	
PI	RESET	Preset Timing	
C.	AS1 _b	Timing	
φ	clock	φ Clock Timing	60

FIG. 5 corresponds most closely to the block diagram of FIG. 3; however FIG. 5 is for a single address bit and hence shows only one of nine such identical circuits as would be used in FIG. 3. These nine circuits 65 are connected in parallel to provide a nine bit address output signal in this particular exemplary embodiment of the invention.

With reference to FIG. 5, input signal An corresponds to the external Address A_n on line 34 in FIG. 3. Signal AH (address hold) functions as the external address latching and disable. This is the external address enable signal, controlling switch 50 in FIG. 5 which corresponds to switch 24 in FIG. 3.

Similarly, the internal address supplied on line 42 of FIG. 3 is designated signal BN in FIG. 5, and is provided as an input to switch 52 corresponding to switch 0 26 in FIG. 3. Switch 52 is controlled by the internal address enable signal which in FIG. 5 is designated BAEN. (The inverse of signal BAEN.) It is to be understood that the signal BN is provided from the counter portion of the address generator, described ⁵ below.

Buffer 22 of FIG. 3 corresponds to the buffer circuitry 56 of FIG. 5. The outputs of the buffer circuitry of FIG. 5 are designated as a "left" and "right" Y (column address) and the inverses thereof (Y_{m-L} , Y_{mL} , Y_{m-R} and Y_{mR}). (Note there are two decoders, one for the left memory block and the other for the right memory block.) The output of buffer 56 corresponds to one bit of the address out signal of FIG. 3.

The left and right (L, R) signals of FIG. 5 control the buffer 56 outputs, to provide address signals to left or right decoders respectively. Also provided is column address power up signal YS, which disables the input address pass when the chip is in the precharge state. The internal start address output by the circuit of FIG.

5 (designated BA_n) is an input to the associated counter cell, as described below.

FIG. 6 shows the counter (corresponding to the address sequencer 20 of FIG. 3) providing a nine-bit count. The counter has nine identical cells 60-1, 60-2, .

..., 60-9 connected as shown. Each cell has as a first input the internal start address BA_n . The second cell input is the carry signal designated BC_{n-1} from the prior cell. Each cell also receives a first timing signal PRE-SET, and a second timing signal ϕ_{clock} . The output of each counter cell is an output address bit BN (which is

the address out) which then goes to buffer 56 of FIG. 5, and a second output BC_n which is the carry value to the subsequent cell.

It is to be understood that the counter of FIG. 6 occurs only once in the address sequencer 20 and services all nine address buffer circuits, of which only one is shown in FIG. 5.

FIG. 7 shows details of one of the cells of FIG. 6. Signal BC_{n-1} is the carry input signal, while signal BA_n is the external address signal. The timing signals are ϕ_{clock} and PRESET (and their inverses). The cell output is the "real" address BN and a carry value BC_n to the next cell. The cell of FIG. 7 includes conventionally a 55 left-hand side which is the "slave" side 70 and a right hand side which is the "master" side 72 (indicated by the broken line). Thus, there are two latches 70a, 72a one for each side of the counter cell, with one latch at any one time updating its value while the second latch 60 is holding the previously calculated data and transmitting it as output.

FIGS. 8, 9 and 10 show circuitry for generating the timing signals for the serial address generator. The two externally provided timing signals are RAS and CAS-PAD. These in turn generate as shown the internal timing signals. The sequence is that the input clock signal CAS-PAD generates timing signal CAS1_b which in turn generates signal BAEN- which in turn generates

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 38 of 490 PageID #: 10049

45

signal ϕ_{clock} . The ϕ_{clock} signal of FIG. 3 is shown in the timing diagram of FIGS. 11(a), 11(b).

FIG. 8 shows the circuitry which provides the timing signal CAS1_b which is a timing signal for the above-5 described counter circuitry. Note that signal $CAS1_b$ is in part determined by the signal BM (burst mode) and by the signal WE1 which in this case is the burst write input signal.

FIGS. 11a and 11b show the timing for the signals of FIGS. 5 to 10. The start address (designated A_n in FIG. 10 ing a buffer serially connected between the output ter-3) is designated Y_N in the timing diagram of FIGS. 11a and 11b. The output signal of the counter is designated Y_{N+1}, Y_{N+2}, \ldots in the timing diagram. It can be seen that when the clock signal AS goes high, and after a 15 particular period, the PRESET signal goes high. In turn, the PRESET signal going low is determined by the signal CAS-PAD going low.

The overall clock speed of the chip in terms of address generation is determined by the signal CAS-PAD; in one embodiment this signal has a 15 nanosecond period, providing a 66 MHz operating speed.

It is to be understood that in a typical operation of the serial address generator, the associated memory array is considered to be an array of memory cells arranged in 25 rows and columns. Each "page" is one row, with the first address on the page being that of the first memory cell in the column. Signal BE/\overline{OE} , (burst enable output enable) at the rising edge of AS determines whether one is to be in burst mode or in normal page mode. Signal 30 **BE**/OE is determined by the host computer. The output of buffer 56 of the circuit of FIG. 5 is connected typically to a column predecoder for determining the particular column of a memory array to be addressed. A predecoder buffers the address signals prior to provi- 35 sion thereof to the decoder itself. The predecoder in this case saves power and increases operating speed, by serving as a buffer for the decoder proper.

The above description is illustrative and not limiting; further modifications will be apparent to one skilled in 40 the art and are intended to be covered by the appended claims.

We claim:

1. An address generator for a random access memory, comprising:

- an address sequencer having a clock input terminal, a preset terminal, and an output terminal;
- an internal address enable switch connected between the output terminal of the address sequencer and an output terminal of the address generator; and 50
- an external address enable switch connected between an address input terminal of the address generator and the output terminal of the address generator;
- wherein the address sequencer includes means for incrementally timing the address sequencer to gen- 55 steps of: erate a second address in a sequence of addresses while a first address is being supplied to the output terminal of the address generator by the external address enable switch.

2. The address generator of claim 1, further compris- 60 ing:

- means for controlling the internal address enable switch; and
- means for controlling the external address enable switch, wherein the means for controlling the ex- 65 ternal address enable switch closes the external address enable switch for a duration of the first address of the sequence of addresses, and

wherein during the duration the external address enable switch is closed, the address sequencer generates the second address in the sequence of addresses.

3. The address generator of claim 1, wherein the second address is output to the output terminal of the address sequencer only when the internal address enable switch is closed.

4. The address generator of claim 1, further comprisminal of the address sequencer and the output terminal of the address generator.

5. The address generator of claim 2, further comprising means for providing a preset signal of a predetermined duration and level to the preset terminal during at least a portion of the duration of the first address, the preset signal setting the address sequencer to the second address in the sequence of addresses.

6. The address generator of claim 2, further compris-20 ing means for providing clock signals of predetermined level to the clock input terminal, a first of the clock signals occurring only after the duration of the first address.

7. The address generator of claim 2, wherein the address sequencer includes a counter having a master portion and a slave portion.

8. The address generator of claim 1, further comprising means for providing an externally generated address to the address input terminal, wherein the externally generated address is a first address of a page of the random access memory.

9. An address generator for a random access memory, comprising:

- means for providing a first address in a sequence of addresses, the first address being provided from an external source as an output address;
- an address sequencer for generating the subsequent addresses in the sequence of addresses, a second address in the sequence being provided as an output address immediately following the generation of the first address:
- an internal address enable switch connected between an output terminal of the address sequencer and an output terminal of the address generator;
- an external address enable switch connected between an address input terminal of the address generator and the output terminal of the address generator; and
- means for incrementally timing the address sequencer during a preset period to generate the second address at a same time that the first address is being provided from the external source.

10. A method of generating a sequence of addresses for addressing a random access memory, comprising the

- providing from an external source a first address in the sequence as an output address;
- switching in the first address as an output address during a preset period;
- then, providing from an address sequencer a second address in the sequence as an output address, the second address being generated by incremental timing during at least a part of a duration of the step of providing the first address; and
- switching in the second address as an output address after the preset period.

11. The address generator of claim 2, wherein the means for controlling the internal address enable switch 5,452,261

is a logical inversion of the signals provided to the clock input terminal.

12. An address generator for a random access memory, comprising:

- an address sequencer having a clock input terminal, a ⁵ preset terminal, and an output terminal;
- an internal address enable switch connected between the output terminal of the address sequencer and an output terminal of the address generator;
- an external address enable switch connected between ¹⁰ an address input terminal of the address generator and the output terminal of the address generator; and
- means for providing a preset signal of a predetermined duration and level to the preset terminal during at least a portion of the duration of the first address, the preset signal setting the address sequencer to the second address in the series;
- wherein the address sequencer generates a second 20 address in a sequence of addresses while a first address is being supplied to the output terminal of the address generator by the external address enable switch.
- 13. An address generator for a random access mem- $_{25}$ ory, comprising:
 - an address sequencer having a clock input terminal, a preset terminal, and an output terminal;
 - an internal address enable switch connected between the output terminal of the address sequencer and an 30 output terminal of the address generator;

- an external address enable switch connected between an address input terminal of the address generator and the output terminal of the address generator; and
- means for providing clock signals of predetermined level to the clock input terminal, a first of the clock signals occurring only after the duration of the first address;
- wherein the address sequencer generates a second address in a sequence of addresses while a first address is being supplied to the output terminal of the address generator by the external address enable switch.

14. An address generator for a random access membry, comprising:

- an address sequencer having a clock input terminal, a preset terminal, and an output terminal;
- an internal address enable switch connected between the output terminal of the address sequencer and an output terminal of the address generator; and
- an external address enable switch connected between an address input terminal of the address generator and the output terminal of the address generator;
- wherein the address sequencer generates a second address in a sequence of addresses while a first address is being supplied to the output terminal of the address generator by the external address enable switch, and
- wherein the address sequencer includes a counter having a master portion and a slave portion.

35

40

45

50

55

60

65

Qase 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 40 of 490 PageID #: 10051

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO. : 5,452,261

DATED : 09/19/95

INVENTOR(S) : Chung, Jinyong; Murray, Michael A.

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Replace FIG. 7 with attached FIG. 7.

Signed and Sealed this

Page 1 of 2

Sixteenth Day of March, 1999

odd

Q. TODD DICKINSON Acting Commissioner of Patents and Trademarks

Attest:

Attesting Officer

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 41pg 490 RageID #: 10052

U.S. Patent

Sep. 19, 1995

Sheet 9 of 16

5,452,261



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 42 of 490 PageID #: 10053

Exhibit B



United States Patent [19]

Liu et al.

[54] METHOD FOR FORMING SELF-ALIGNED CONTACT HOLE

- [75] Inventors: Jacson Liu, Hsinchu Hsien; Jing-Xian Huang, Hsinchu, both of Taiwan
- [73] Assignee: Mosel Vitelic, Inc., Hsinchu, Taiwan
- [21] Appl. No.: 09/407,268
- [22] Filed: Sep. 29, 1999

[30] Foreign Application Priority Data

- May 11, 1999 [TW] Taiwan 88107602
- [51] Int. Cl.⁷ H01L 21/4763

[56] **References Cited**

U.S. PATENT DOCUMENTS

4,675,715 6/1987 Lepselter	et	al.		357/59
----------------------------	----	-----	--	--------

[11] **Patent Number: 6,146,997**

[45] **Date of Patent:** Nov. 14, 2000

5,436,188	7/1995	Chen 437/52
5,545,579	8/1996	Liang et al 437/44
5,623,153	4/1997	Liang et al 257/336
5,734,185	3/1998	Iguchi et al 257/336
5,753,547	5/1998	Ying 438/253

Primary Examiner-David Nelms

Assistant Examiner—Phuc Dang

Attorney, Agent, or Firm-Morrison & Foerster LLP

[57] ABSTRACT

A simplified method for forming a self-aligned contact hole is disclosed. The method comprises the steps of (a) providing a semiconductor substrate having a gate electrode and a diffusion region thereon; (b) forming a conformal layer of etch barrier material overlying the substrate surface including the diffusion region and the upper surface and the sidewalls of the gate electrode; (c) forming an insulating layer overlying the barrier layer; (d) etching an opening through the insulating layer self-aligned and borderless to the diffusion region by using the barrier layer as an etch stop; and (e) anisotropically etching the barrier layer underneath the opening, thereby exposing the diffusion region and simultaneously forming a spacer of the etch barrier material on the sidewall of the gate electrode.

14 Claims, 5 Drawing Sheets



U.S. Patent

Nov. 14, 2000

Sheet 1 of 5



Fig. 1A (Prior Art)



Fig. 1B (Prior Art)



Fig. 1C (Prior Art)



Fig. 1D (Prior Art)





Fig. 1E (Prior Art)



Fig. 2A



Fig. 2B



Fig. 2D

58

52

-62

-50

6,146,997

5

METHOD FOR FORMING SELF-ALIGNED CONTACT HOLE

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates in general to the fabrication of semiconductor devices, and more particularly to a simplified method for forming a self-aligned contact hole.

2. Description of the Related Arts

Self-alignment is a technique in which multiple levels of regions on the wafer are formed using a single mask, thereby eliminating the alignment tolerance required by additional masks. This powerful approach is being used more often as circuit sizes decrease. Self-aligned contacts are often used in 15 memory cells where contacts are limited only by the spacers and field oxide bird's beak or a contact window landing pad. Therefore, the mask contact window can be oversized relative to the contact area underneath, and no contact borders are needed, resulting in significant space saving. Referring 20 to FIGS. 1A-1E, a conventional process of forming a self-aligned contact hole is illustrated in cross-sectional views. The process will be described as follows.

FIG. 1A shows a semiconductor substrate 10 having two 25 closely spaced field effect transistors with gate electrodes 14, source/drain diffusion regions 18, and gate oxides 12. The gate electrodes 14, commonly consisting of polysilicon and silicide, are capped with an insulator 16 of silicon nitride. Next, a thin oxide layer 20 is formed over the substrate 30 surface and on the sidewalls of the gate electrode 14 by rapid thermal oxidation at about 800 to 1100° C.

Referring to FIG. 1B, a conformal layer of silicon nitride 22 having a thickness of about 100 to 600 Å is deposited over the substrate surface using low pressure chemical vapor 35 deposition (LPCVD). The conformal silicon nitride layer 22 is anisotropically etched to form nitride spacers 22a on the sidewalls of the gate electrodes 22 and the cap layers 16, as shown in FIG. 1C. Then, the thin oxide layer on the substrate surface is removed by HF solution to expose the diffusion $_{40}$ region 18.

Referring to FIG. 1D, a conformal layer of etch barrier material 24 is deposited over the diffusion region 18, the cap layers 16, and the sidewall spacers 22a. The barrier layer is typically a silicon nitride layer having a thickness of about 100 to 500 Å. A layer of insulator 26 is deposited over the substrate as inter-layer dielectric (ILD) and is preferably planarized. The insulating layer 26 may consist of one or more dielectric depositions of spin on glass (SOG), silicon oxide, borophosphosilicate (BPSG), and so on.

Referring to FIG. 1E, using a photoresist mask 28, a contact hole 29 is etched in the insulating layer 26 with the barrier layer 24 serving as an etch stop, which is finally removed to expose the diffusion region 18. The etching of the insulating layer 26 is selective to the capping layers 16 $_{55}$ and sidewall spacers 22a encapsulating the gate electrodes 14 so that the contact hole is self-aligning in nature.

The fabricating method described above, however, requires complicated processes. For example, two depositions of silicon nitride are required for forming the confor- 60 mal layer 22 and the barrier layer 24, respectively. Besides, the two layers are to be etched individually. The conformal nitride layer 22 is etched to form nitride spacers 22a, and the barrier layer 24 is etched to reveal the underlying diffusion region 18 after the contact hole etching. Thus, improvements 65 are needed to eliminate process steps so as to reduce the manufacturing cost and to increase the throughput.

2 SUMMARY OF THE INVENTION

It is therefore an object of the invention to provide a simplified method for forming a self-aligned contact hole.

To accomplish the above objective, the present invention provides a method for forming a self-aligned contact hole. In this method, the conformal layer used for forming sidewall spacers of gate electrodes will not be etched until a contact opening is formed, such that the conformal layer can serve as an etch barrier that protects the diffusion region during the 10 contact hole etching. Thus, there is no need for depositing another etch barrier layer. Furthermore, the etching for sidewall spacers can be thus incorporated into the contact hole etching, thereby eliminating process steps.

The present method for forming a self-aligned contact includes the steps of: (a) providing a semiconductor substrate having a gate electrode and a diffusion region thereon; (b) forming a conformal layer of etch barrier material overlying the substrate surface including the diffusion region and the upper surface and the sidewalls of the gate electrode; (c) forming an insulating layer overlying the barrier layer; (d) etching an opening through the insulating layer selfaligned and borderless to the diffusion region by using the barrier layer as an etch stop; and (e) anisotropically etching the barrier layer underneath the opening, thereby exposing the diffusion region and simultaneously forming a spacer of the etch barrier material on the sidewall of the gate electrode.

Other objects, features, and advantages of the present invention will become apparent from the following detailed description which makes reference to the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

FIGS. 1A through 1E are cross-sectional views illustrating the steps of a conventional method for fabricating a self-aligned contact hole; and

FIGS. 2A through 2D are cross-sectional views illustrating the steps for fabricating a self-aligned contact hole according to a preferred embodiment of the invention.

DESCRIPTION OF THE PREFERRED **EMBODIMENTS**

Now in keeping with the objective of this invention, the 45 method for fabricating a self-aligned contact hole is described in detail.

Referring to FIG. 2A, two closely spaced field effect transistors with gate electrodes 54, source/drain diffusion regions 58, and gate oxides 52 are defined in a semicon-50 ductor substrate 50 using known processes. The gate electrodes 54, preferably consisting of polysilicon and tungsten silicide, are capped with an insulator 56 of silicon nitride. The process details for forming such field effect transistors are well known and will not be described here. Next, a thin oxide layer 60 having a thickness of about 150 Å is formed over the substrate surface and on the sidewalls of the gate electrode 54 by rapid thermal oxidation at about 800 to 1100° C.

Referring to FIG. 2B, a conformal layer of silicon nitride 62 is deposited over the substrate surface using low pressure chemical vapor deposition (LPCVD). The conformal silicon nitride layer 62, as described earlier, acts as sidewall spacers of gate electrode 54 as well as an etch stop at contact hole etching. The conformal layer 62 preferably has a thickness of about 100 to 500 Å, and more preferably has a thickness of about 200 to 350 Å.

Referring to FIG. 2C, a layer of insulator 64 is deposited over the substrate as inter-layer dielectric (ILD) and is preferably planarized. The insulating layer 64 may consist of one or more dielectric depositions of spin on glass (SOG), silicon oxide, borophosphosilicate (BPSG), and the like. It 5 should be particularly noted that the process steps of anisotropically etching for sidewall spacers and depositing a barrier layer necessary in the conventional method are omitted here.

Referring to FIG. 2D, using a photoresist mask 66, a 10 electrode comprises a capping layer of silicon nitride. contact hole 67 is etched in the insulating layer 64 in a self-aligned manner. During this etch, the conformal nitride layer 62 serves as an etch barrier to protect the diffusion region 58 from being attacked by etching. Moreover, as depicted in FIG. 2C, it provides extra thickness d to protect ¹⁵ the gate electrode 54 when compared to that of the conventional method (see FIG. 1C for reference). Next, the conformal nitride layer 62 underneath the opening is anisotropically etched to remove the portion over the diffusion region 58. Simultaneously with this etch, nitride spacers $62a^{-20}$ are formed on sidewalls of the gate electrode 54. After removing the photoresist 66, the thin oxide layer 60 is removed by HF solution to expose the diffusion region 58, thereby completing the contact hole.

Thereafter, a conductive plug can be formed in the contact hole 67 to electrically connect to the diffusion region 58. The conductive plug is preferably chosen from polysilicon, tungsten, molybdenum, aluminum alloys, copper alloys, and the like. It can be formed by overfilling the contact hole and removing the conductive material outside of the contact hole ³⁰ by etch back or chemical mechanical polishing.

According to a feature of the present invention, because the conformal nitride layer 62 is not etched until the contact opening is formed, it provides extra thickness d to protect 35 the gate electrode 54 at the contact hole etching. Further, the same nitride layer is anisotropically etched to form sidewall spacers that prevent shorting between the gate electrode and the conductive plug.

The simplified method of the invention overall reduces $_{40}$ one etch step and one deposition step as compared to the conventional method illustrated by FIGS. 1A through 1E. Accordingly, the manufacturing cost is reduced and the throughput is increased. Further, since the method of the present invention provides a better etch barrier at the contact 45 hole etching, it is advantageous in process tolerance and reliability.

While the invention has been particularly shown and described with the reference to the preferred embodiment thereof, it will be understood by those skilled in the art that 50 various changes in form and details may be made without departing from the spirit and scope of the invention.

What is claimed is:

1. A method for forming a self-aligned contact hole, comprising the steps of:

- (a) providing a semiconductor substrate having a gate electrode and a diffusion region thereon;
- (b) forming a conformal layer of etch barrier material overlying the substrate surface including the diffusion 60 region and the upper surface and the sidewalls of the gate electrode;
- (c) forming an insulating layer overlying the barrier layer;
- (d) etching an opening through the insulating layer selfaligned and borderless to the diffusion region by using the barrier layer as an etch stop; and

(e) anisotropically etching the barrier layer underneath the opening, thereby exposing the diffusion region and simultaneously forming a spacer of the etch barrier material on the sidewall of the gate electrode.

2. The method as claimed in claim 1, further comprising a step of forming an oxide layer over the diffusion region and on the sidewalls of the gate electrode by thermal oxidation prior to forming the barrier layer.

3. The method as claimed in claim **1**, wherein said gate

4. The method as claimed in claim 1, wherein said barrier layer is a silicon nitride layer.

- 5. The method as claimed in claim 4, wherein said barrier layer has a thickness between about 100 to 500 Å.
- 6. The method as claimed in claim 1, wherein said insulating layer comprises a layer of borophosphosilicate glass.

7. The method as claimed in claim 1, wherein step (c) comprises:

depositing an insulating layer overlying the barrier layer; and

planarizing the insulating layer.

8. The method as claimed in claim 1, further comprising forming a conductive plug in said opening to electrically connect to the diffusion region.

9. A method for forming a self-aligned contact hole, comprising the steps of:

- (a) providing a semiconductor substrate having a gate electrode and a diffusion region thereon, said gate electrode comprising a capping layer;
- (b) forming an oxide layer over the diffusion region and on the sidewalls of the gate electrode by thermal oxidation;
- (c) forming a conformal layer of silicon nitride overlying the substrate surface including the diffusion region and the upper surface and the sidewalls of the gate electrode;
- (d) forming an insulating layer overlying the conformal layer of silicon nitride;
- (e) etching an opening through the insulating layer selfaligned and borderless to the diffusion region by using the silicon nitride layer as an etch stop; and
- (e) anisotropically etching the silicon nitride layer underneath the opening, thereby exposing the diffusion region and simultaneously forming a spacer of silicon nitride on the sidewall of the gate electrode.

10. The method as claimed in claim 9, wherein said capping layer is a silicon nitride layer.

11. The method as claimed in claim 9, wherein said conformal layer of silicon nitride has a thickness between about 100 to 500 Å.

12. The method as claimed in claim 9, wherein said insulating layer comprises a layer of borophosphosilicate glass

13. The method as claimed in claim 9, wherein step (d) comprises:

depositing an insulating layer overlying the conformal layer of silicon nitride; and

planarizing the insulating layer.

55

14. The method as claimed in claim 9, further comprising forming a conductive plug in said opening to electrically connect to the diffusion region.

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 51 of 490 PageID #: 10062

EXHIBIT C



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 52 of 490 PageID #: 10063

Claim 1			Ì
An address generator for			
a random access			
memory, comprising:			
an address sequencer			
having a clock input terminal, a			
preset terminal, and			
terminal;			
			-

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 53 of 490 PageID #: 10064



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 54 of 490 PageID #: 10065

terminal of				1.0
the address				
me address				
generator and				
the output				
terminal of				
the address				
generator;				
wherein the				
address				
sequencer	-			
includes				
means for				
incrementally				
timing the				
address				
sequencer to				
generate a				
generate a				
second	C			

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 55 of 490 PageID #: 10066

 address in a sequence of addresses

 while a first address is being

 supplied to

 the output

 terminal of

 the address

 generator by

 the external address

 enable switch.

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 56 of 490 PageID #: 10067

Claim 2 The address generator of claim 1, further comprising:				

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 57 of 490 PageID #: 10068



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 58 of 490 PageID #: 10069



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 59 of 490 PageID #: 10070



further	
comprising	
means for	
providing a	
preset signal	
ofa	
predetermined	
duration and	
level to the	
preset	
terminal	
during at least	
a portion of	
the duration	
of the first	
address the	
nreset signal	
setting the	
address	
sequencer to	
the second	
addragg in the	
address in the	
addrassas	
Claim 6	
The address	
reperator of	
claim 2	
further	
comprising	
means for	
providing	
providing	
Clock signals	

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 61 of 490 PageID #: 10072

HOME SEMICONDUCTOR CLAIM CHART of predetermined level to the clock input terminal, a first of the clock signals occurring only after the duration of the first address. Claim 7 The address generator of claim 2, wherein the address sequencer includes a

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 62 of 490 PageID #: 10073

having a master portion and a slave portion.			
Claim 8			
The address generator of claim 1, further comprising means for providing an externally generated address to the address input terminal, wherein the externally generated address is a first address of a page of the random access memory.			

Claim 9	
An address generator for a random access memory, comprising:	
means for providing a first address in a sequence of addresses, the first address being provided from an external source as an output address;	

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 64 of 490 PageID #: 10075



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 65 of 490 PageID #: 10076



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 66 of 490 PageID #: 10077



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 67 of 490 PageID #: 10078

1		
means for incrementally timing the address sequencer during a preset period to generate the second ad- dress at a same time that		

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 68 of 490 PageID #: 10079



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 69 of 490 PageID #: 10080

HOME SEMICONDUCTOR CLAIM CHART Claim 10 A method of generating a sequence of addresses for

addressing a random		
access		
memory,		
the steps of:		
providing		
from an avternal		
source a first		
address in the		
sequence as		
an output		
address,		
switching in		
addross os an		

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 71 of 490 PageID #: 10082



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 72 of 490 PageID #: 10083

HOME SEMICONDUCTOR CLAIM CHART the second address as an output address after the preset period. Claim 12 An address generator for a random access memory, comprising:
Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 73 of 490 PageID #: 10084

an address sequencer				
having a clock				
input terminal a				
preset				
terminal, and				
an output				
terminai,				
	-			
1.		Ş0		
an internal				
address				
enable switch				
between the				
output				
terminal of				

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 74 of 490 PageID #: 10085

HOME SEMICONDUCTOR CLAIM CHART the address sequencer and an output terminal of the address generator; an external address enable switch connected between an address input terminal of the address generator and the output terminal of the address generator;

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 75 of 490 PageID #: 10086



de la la			
the duration			
of the first			
address, the			
preset signal			
setting the			
address			
sequencer to			
the second			
address in the			
series;			-
wherein the			
address			
sequencer			
generates a			
second			
address in a			
sequence of			
addresses			
while a first			
address is			
being			
supplied to			
the output			
terminal of			
the address			
generator by			
the external			
address			
enable switch.			

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 77 of 490 PageID #: 10088

1	1			-
Claim 13				
An address generator for a random access memory,				

comprising:		
an address sequencer having a clock input terminal, a preset terminal, and an output terminal;		
an internal address enable switch connected between the		

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 79 of 490 PageID #: 10090

HOME SEMICONDUCTOR CLAIM CHART output terminal of the address sequencer and an output terminal of the address generator; an external address enable switch connected between an address input terminal of the address generator and the output terminal of the address generator;

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 80 of 490 PageID #: 10091

means for providing clock signals of predetermined level to the clock input terminal, a first of the clock signals occurring		

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 81 of 490 PageID #: 10092



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 82 of 490 PageID #: 10093



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 83 of 490 PageID #: 10094



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 84 of 490 PageID #: 10095



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 85 of 490 PageID #: 10096



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 86 of 490 PageID #: 10097

· · · · · · · · · · · · · · · · · · ·	
wherein the address sequencer generates a second address in a sequence of	
addresses while a first address is	

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 87 of 490 PageID #: 10098

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 88 of 490 PageID #: 10099



master portion					
and a slave					
portion.					

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 90 of 490 PageID #: 10101

Claim 1	
An address	
generator for	
a random	
access	
memory,	
comprising:	
an address	
sequencer	
having a clock	
input	
terminal, a	
preset	
terminal, and	
an output	
terminal;	

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 91 of 490 PageID #: 10102



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 92 of 490 PageID #: 10103

	НС	OME SEMICONDUCTOR	CLAIM CHART	
an internal address enable switch connected between the output terminal of the address sequencer and an output terminal of the address generator;				

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 93 of 490 PageID #: 10104



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 94 of 490 PageID #: 10105



	1			
wherein the				
address				
sequencer				1
includes				
means for				
incrementally				
timing the				
address				
sequencer to				
generate a				
second				
address in a				
sequence of				
addresses				
while a first				
address is				
being				
supplied to				
the output				
terminal of				
the address				
generator by				
the external				
address				
enable switch.				



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 97 of 490 PageID #: 10108



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 98 of 490 PageID #: 10109

Claim 2	
The address generator of claim 1, further comprising:	
means for controlling the internal address enable switch;	

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 99 of 490 PageID #: 10110





Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 101 of 490 PageID #: 10112

	HOME SEMICONDUCTOR CLAIM CHART					
addresses.						
Claim 3						
The address generator of claim 1, wherein the second address is output to the output terminal of the address sequencer only when the internal address enable switch is closed.						

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 102 of 490 PageID #: 10113



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 103 of 490 PageID #: 10114

Claim 4			
The address generator of			
claim 1,			
further			
comprising a			
buffer serially			
connected			
between the			
output			
terminal of			
the address			
sequencer and			
the output			
terminal of			
the address			
generator.			

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 104 of 490 PageID #: 10115



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 105 of 490 PageID #: 10116

Claim 5		
The address generator of claim 2, further		
comprising means for providing a preset signal		
predetermined duration and level to the		
preset terminal during at least		
a portion of the duration of the first		
address, the preset signal setting the		
address sequencer to		
address in the sequence of		
addresses.		
Claim 6		
The address generator of claim 2,		



Claim 7		
The address generator of claim 2, wherein the address sequencer includes a counter having a master portion and a slave portion		
Claim 8		
The address generator of claim 1, further comprising means for providing an externally generated address to the address input terminal, wherein the externally generated address is a first address of a page of		

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 108 of 490 PageID #: 10119


Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 109 of 490 PageID #: 10120

· · · · · · · · · · · · · · · · · · ·			
a random access memory, comprising:			
means for providing a first address in a sequence of addresses, the first address being provided from an external source as an output address;			

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 110 of 490 PageID #: 10121

· · · · · · · · · · · · · · · · · · ·		
an address sequencer for generating the subsequent addresses in the sequence of addresses.		
a second address in the sequence being provided as an		
out-put address immediately following the		
generation of the first address;		

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 111 of 490 PageID #: 10122





Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 112 of 490 PageID #: 10123

an internal address		
connected		
between an output		
terminal of		
the address sequencer and		
an output terminal of		
the address		
generator;		

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 113 of 490 PageID #: 10124



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 114 of 490 PageID #: 10125

an external	1			-
address				100
enable switch				- 4
connected				
between an				
address input				
terminal of				
the address				
generator and				
the output				
terminal of				
the address				
generator;				
means for				
incrementally				
timing the				
address	6			

HOME SEMICONDUCTOR CLAIM CHART sequencer during a preset period to generate the second address at a same time that the first address is being provided from the external source.

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 116 of 490 PageID #: 10127



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 117 of 490 PageID #: 10128

Claim 10		- 20-
A method of generating a sequence of addresses for addressing a random access memory, comprising the steps of:		
providing from an external source a first address in the sequence as an output address;		

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 118 of 490 PageID #: 10129

	100	HOME SEMICON	DUCTOR CLAIM	CHART	
switching in the first address as an output address during a preset period;					
then, providing					

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 119 of 490 PageID #: 10130

2 - Y () / /	HOME SEMICONDUCTOR CLAIN	M CHART	
£			
Irom an			
address			
sequencer a			
second			
address in the			
sequence as			
an output			
address, the			
second			
address being			
generated by			
incremental			
timing during			
at least a part			
of a duration			
of the step of			
providing the			
first address;			

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 120 of 490 PageID #: 10131



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 121 of 490 PageID #: 10132

switching in	
the second	24
address as an	
output address	
after the	
preset period.	

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 122 of 490 PageID #: 10133



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 123 of 490 PageID #: 10134

Claim 12			
An address generator for a random access memory, comprising:			
an address sequencer having a clock input terminal, a preset terminal, and an output terminal;			

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 124 of 490 PageID #: 10135



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 125 of 490 PageID #: 10136

an internal address		
connected		
between the output		
terminal of		
the address sequencer and		
an output		
terminal of		
the address generator;		

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 126 of 490 PageID #: 10137



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 127 of 490 PageID #: 10138

address enable switch connected	
enable switch connected	
connected	
between an	
address input	
terminal of	
the address	
generator and	
the output	
terminal of	
the address	
generator;	
means for	
providing a	
preset signal	
of a	

HOME SEMICONDUCTOR CLAIM CHART predetermined duration and level to the preset terminal during at least a portion of the duration of the first address, the preset signal setting the address sequencer to the second address in the series; wherein the address sequencer generates a second address in a sequence of addresses while a first address is being supplied to the output terminal of the address generator by



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 130 of 490 PageID #: 10141



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 131 of 490 PageID #: 10142

Claim 13			
An address generator for a random	() =		
access memory, comprising:			
an address sequencer having a clock input terminal a			
preset terminal, and an output terminal;			



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 133 of 490 PageID #: 10144

an internal address		
connected		
between the output		
terminal of		
the address sequencer and		
an output terminal of		
the address		

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 134 of 490 PageID #: 10145



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 135 of 490 PageID #: 10146

an external address enable switch connected between an address input terminal of the address generator and the output terminal of the address generator;			
means for providing clock signals			

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 136 of 490 PageID #: 10147





Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 138 of 490 PageID #: 10149



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 139 of 490 PageID #: 10150

Claim 14		
An address generator for a random access memory, comprising:		
an address sequencer having a clock input terminal, a preset terminal, and an output terminal;		

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 140 of 490 PageID #: 10151



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 141 of 490 PageID #: 10152

an internal address		
enable switch connected		
between the output		
terminal of		
the address sequencer and		
an output terminal of		
the address		
generator;		

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 142 of 490 PageID #: 10153



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 143 of 490 PageID #: 10154

	1.0		
an external			
address			
enable switch	19		
connected			
Later			
between an			
address input			
terminal of			
the address			
generator and			
the output			
terminal of			
the address			
generator;			
· · · · · · · · · · · · · · · · · · ·			
1			
wherein the			
address			
sequencer			


Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 145 of 490 PageID #: 10156



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 146 of 490 PageID #: 10157

wherein the address	
sequencer includes a counter	
naving a master portion and a slave portion	

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 147 of 490 PageID #: 10158

Claim 1	
An address	
generator for	
a random	
access	
memory,	
comprising:	
Section and the second	
an address	
sequencer	
having a clock	
input	
terminal, a	
preset	
terminal, and	
an output	
terminal;	

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 148 of 490 PageID #: 10159



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 149 of 490 PageID #: 10160

	HO	OME SEMICONDUCTOR (CLAIM CHART	
an internal address enable switch connected between the output terminal of the address sequencer and an output terminal of				

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 150 of 490 PageID #: 10161

	8			
		i i		
external				
lress			+	
ble switch	×			
mected				
ween an	14			

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 151 of 490 PageID #: 10162



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 152 of 490 PageID #: 10163

HOME SEMICONDUCTOR CLAIM CHART addresses while a first address is being supplied to the output terminal of the address generator by the external address enable switch.



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 154 of 490 PageID #: 10165

	-		
generator of claim 1, further comprising:			
means for controlling the internal address enable switch;			

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 155 of 490 PageID #: 10166



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 156 of 490 PageID #: 10167

generates the second			
address in the sequence of			
addresses.			
Claim 5			
The address			
generator of			
claim 1,			
wherein the			
second			
address is			
output to the			
output			
terminal of			
the address			
sequencer			
only when the			
internal			
address			
enable switch			
is closed			
is closed.	1		

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 157 of 490 PageID #: 10168



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 158 of 490 PageID #: 10169



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 159 of 490 PageID #: 10170



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 160 of 490 PageID #: 10171



Claim 7	
The address generator of claim 2, wherein the address sequencer includes a counter having a master portion and a slave portion	
Claim 8	
The address generator of claim 1, further comprising means for providing an externally generated address to the address input terminal, wherein the externally generated address is a first address of a page of	

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 162 of 490 PageID #: 10173

1			
access memory.			
Claim 9 An address generator for a random			
access memory, comprising:			

HOME SEMICONDUCTOR CLAIM CHART means for providing a first address in a sequence of addresses, the first address being provided from an external source as an output address; an address sequencer for generating the subsequent addresses in the sequence of addresses, a second address in the sequence being provided as an

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 164 of 490 PageID #: 10175

	HOME SEMICONDU	JCTOR CLAIM CHART	
out-put address immediately following the generation of the first			
address;			

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 165 of 490 PageID #: 10176



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 166 of 490 PageID #: 10177



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 167 of 490 PageID #: 10178



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 168 of 490 PageID #: 10179

HOME SEMICONDUCTOR CLAIM CHART Claim 10 A method of

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 169 of 490 PageID #: 10180

generating a sequence of addresses for addressing a random access memory, comprising the steps of:			
providing from an external source a first address in the sequence as an output address;			
switching in the first address as an			

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 170 of 490 PageID #: 10181

output address during a preset period;		
then, providing from an address sequencer a second address in the sequence as an output address, the second address being generated by incremental timing during at least a part of a duration of the step of providing the first address;		

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 171 of 490 PageID #: 10182



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 172 of 490 PageID #: 10183



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 173 of 490 PageID #: 10184

Claim 12		
An address generator for a random access memory, comprising:		
an address sequencer having a clock input terminal, a preset terminal, and an output terminal;		





Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 175 of 490 PageID #: 10186

	HOME SEMICONDUCTOR CLAIM CHART					
an internal address enable switch connected between the output terminal of the address sequencer and an output terminal of the address generator:						

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 176 of 490 PageID #: 10187

		HOME SEMICON	NDUCTOR CLAI	M CHART	
· · · · ·					
	-				
an external					
address enable switch				2 ⁻¹)	
connected					
between an			100		

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 177 of 490 PageID #: 10188



address, the preset signal setting the address sequencer to the second address in the series:		
wherein the address sequencer generates a second address in a sequence of addresses while a first address is being supplied to the output terminal of the address generator by the external address enable switch.		

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 179 of 490 PageID #: 10190



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 180 of 490 PageID #: 10191

HOME SEMICONDUCTOR CLAIM CHART Claim 13 An address generator for
Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 181 of 490 PageID #: 10192

a random access memory, comprising:		
an address sequencer having a clock input terminal, a preset terminal, and an output terminal;		

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 182 of 490 PageID #: 10193



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 183 of 490 PageID #: 10194

	HOME SEMICONDUCTOR CLAIM CHART				
an internal address enable switch connected between the output terminal of the address sequencer and an output terminal of the address					

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 184 of 490 PageID #: 10195



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 185 of 490 PageID #: 10196



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 186 of 490 PageID #: 10197





Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 188 of 490 PageID #: 10199



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 189 of 490 PageID #: 10200

generator for a random access memory, comprising:			
an address sequencer having a clock input terminal, a preset terminal, and an output terminal;			

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 190 of 490 PageID #: 10201



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 191 of 490 PageID #: 10202

	HOME SEMICONDUCTOR CLAIM CHART			
an internal address enable switch connected between the output terminal of the address sequencer and an output terminal of the address				

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 192 of 490 PageID #: 10203
HOME SEMICONDUCTOR CLAIM CHART

Λ	6
4	0

an external address

enable switch connected between an Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 193 of 490 PageID #: 10204



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 194 of 490 PageID #: 10205



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 195 of 490 PageID #: 10206

	HOME SEMICONDUCTOR CLAIM CHART	
· · · · ·		
-		
wherein the address		14 A

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 196 of 490 PageID #: 10207

sequencer includes a counter			
having a master portion and a slave portion.			

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 197 of 490 PageID #: 10208

Claim 1	
An address	
generator for	
a random	
access	
memory,	
comprising:	
an address	
sequencer	
having a clock	
input	
terminal, a	
preset	
terminal, and	
an output	
terminal;	

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 198 of 490 PageID #: 10209

HOME SEMICONDUCTOR CLAIM CHART an internal address enable switch connected between the output terminal of the address

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 199 of 490 PageID #: 10210

	HO	OME SEMICONDUCT	OR CLAIM CHART	Carrier Street	
sequencer and an output terminal of the address generator;					
an external address					
enable switch connected between an address input terminal of the address					
generator and the output terminal of the address generator:					

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 200 of 490 PageID #: 10211

	HOME SEMICONDUCTOR CLAIM CHART	4 P
wherein the address sequencer includes means for incrementally timing the		

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 201 of 490 PageID #: 10212

address sequencer to			
generate a second			
address in a sequence of			
addresses			
while a first			
being supplied to			
the output			
terminal of			
generator by			
the external			
address			
enable switch.			

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 202 of 490 PageID #: 10213

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 203 of 490 PageID #: 10214

Claim 2	
The address generator of claim 1, further comprising:	
means for controlling the internal address enable switch;	

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 204 of 490 PageID #: 10215



means for	
controlling	
the external	
address	
enable switch,	
wherein the	
means for	
controlling	
the external	
address	
enable switch	
closes the	
external	
address	
enable switch	
for a duration	
of the first	
address of the	
sequence of	
addresses, and	
wherein	
during the	
duration the	
external	
address	
enable switch	
is closed, the	
address	
sequencer	
generates the	
second	
address in the	
sequence of	

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 206 of 490 PageID #: 10217



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 207 of 490 PageID #: 10218





level to the preset terminal during at least a portion of the duration of the first address, the preset signal setting the address sequencer to	
the second	
address in the	
sequence of	
addresses.	
Claim 6	
The address	
generator of	
claim 2,	
further	
comprising	
means for	
providing	
clock signals of	
predetermined	
level to the	
clock input	
terminal, a	
first of the	
clock signals	
occurring	

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 210 of 490 PageID #: 10221

only after the duration of the first address	
Claim 7	
The address generator of claim 2, wherein the address sequencer includes a counter having a master portion and a slave	
Claim 8	
Claim's The address generator of claim 1, further comprising means for providing an externally generated address to the address input terminal, wherein the externally	

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 211 of 490 PageID #: 10222



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 212 of 490 PageID #: 10223

Claim 9	
An address generator for a random access memory, comprising:	
means for providing a first address in a sequence of addresses, the first address being provided from an external source as an output address:	

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 213 of 490 PageID #: 10224



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 214 of 490 PageID #: 10225



HOME SEMICONDUCTOR CLAIM CHART connected between an output terminal of the address sequencer and an output terminal of the address generator; an external address enable switch connected between an address input

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 216 of 490 PageID #: 10227


Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 217 of 490 PageID #: 10228

		-	
to generate			
dress at a			
same time that			
the first			
address is			
being provided from			
the external			
source.			

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 218 of 490 PageID #: 10229

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 219 of 490 PageID #: 10230

5		
Claim 10		
A method of generating a sequence of addresses for addressing a random access memory, comprising the steps of:		
providing from an external source a first address in the sequence as an output address;		

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 220 of 490 PageID #: 10231



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 221 of 490 PageID #: 10232

switching in the first			
address as an			
during a			
preset period;			
then,			
providing			
from an			
address			
sequencer a			
second			
sequence as			
an output			
address, the			
second			
address being			
generated by			
incremental			
timing during			
at least a part			
of a duration			
of the step of			
providing the			
first address;			

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 222 of 490 PageID #: 10233

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 223 of 490 PageID #: 10234

HOME SEMICONDUCTOR CLAIM CHART switching in the second address as an output address after the preset period.



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 225 of 490 PageID #: 10236

Claim 12		
An address generator for a random access memory, comprising:		
an address sequencer having a clock input terminal, a preset terminal, and an output terminal;		

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 226 of 490 PageID #: 10237

	HOME SEN	IICONDUCTOR (CLAIM CHART	1.0	
an internal address enable switch connected between the output terminal of the address					

	 HOME SEM	ICONDUCTOR CL	AIM CHART	57 C	
sequencer and an output terminal of the address generator;					
an external address enable switch connected between an address input terminal of the address generator and the output terminal of the address generator;					

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 228 of 490 PageID #: 10239

	HOME SEMICON	DUCTOR CLAIM CHART	
means for			
providing a preset signal of a predetermined			
duration and level to the			

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 229 of 490 PageID #: 10240

HIGHLY CONFIDENTIAL - OUTSIDE COUNSEL'S EYES ONLY HOME SEMICONDUCTOR CLAIM CHART EXHIBIT 23 - PATENT NO. 5.452.261 - ALL LPDDR2 DRAM

	EAHIDIT 23 - I A	TENT NO. 3,432,201 - A	LL LI DDK2 DKAM	
preset				
terminal				
during at least				
a portion of				
the duration				
of the first				
address, the				
preset signal				
setting the				
address				
sequencer to				
the second				
address in the				
series;				
wherein the				
address				
sequencer				-
generates a				
second				
address in a				
sequence of				
addresses				
while a first				
address is				
being				
supplied to				
the output				
terminal of				
the address				
generator by				
the external				
address				
enable switch.				

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 230 of 490 PageID #: 10241



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 231 of 490 PageID #: 10242

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 232 of 490 PageID #: 10243



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 233 of 490 PageID #: 10244

	HOME SEMICONDUCTOR CLAIM CHART
an internal address enable switch connected between the output terminal of the address sequencer and an output terminal of the address generator;	
an external address enable switch connected between an address input	

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 234 of 490 PageID #: 10245



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 235 of 490 PageID #: 10246

2.50.00.00	T		
ferminal, a			
first of the	la contra de la co		
clock signals			
occurring			
only after the			
duration of			
the first			
address;			 _
wherein the			
address			
sequencer			
generates a			
second			
address in a			
sequence of			
addresses			
while a first			
address 1s			
being			
supplied to			
the output			
terminal of			
the address			
generator by			
the external			
address			
enable switch.	2		2



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 237 of 490 PageID #: 10248

Claim 14 An address	
generator for a random access memory, comprising:	
an address sequencer	
having a clock input terminal, a preset terminal, and an output	

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 238 of 490 PageID #: 10249



HOME SEMICONDUCTOR CLAIM CHART sequencer and an output terminal of the address generator; an external address enable switch connected between an address input terminal of the address generator and the output terminal of the address generator;

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 240 of 490 PageID #: 10251

	HOME SEMICONDUCTOR CLAIM CHART	
wherein the address sequencer generates a second		

HOME SEMICONDUCTOR CLAIM CHART sequence of addresses while a first address is being supplied to the output terminal of the address generator by the external address enable switch,

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 242 of 490 PageID #: 10253

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 243 of 490 PageID #: 10254

HOME SEMICONDUCTOR CLAIM CHART Wherein the address sequencer includes a counter having a master portion and a slave portion.

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 244 of 490 PageID #: 10255

Claim 1	
An address	
generator for	
a random	
access	
memory,	
comprising:	
an address	
sequencer	
having a clock	
input	
terminal, a	
preset	
terminal, and	
an output	
terminal;	

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 245 of 490 PageID #: 10256



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 246 of 490 PageID #: 10257

HOME SEMICONDUCTOR CLAIM CHART address enable switch connected between the output terminal of the address sequencer and an output terminal of the address generator; an external address enable switch connected between an address input terminal of the address

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 247 of 490 PageID #: 10258

	HOME SEMICOND	UCTOR CLAIM CHART	
generator and the output terminal of the address generator;			
wherein the address sequencer includes means for incrementally timing the address sequencer to			

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 248 of 490 PageID #: 10259



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 249 of 490 PageID #: 10260



Claim 2		-	
The address generator of claim 1, further comprising:			
comprising: means for controlling the internal address enable switch;			

means for		
controlling		
the external		
address		
enable switch,		
wherein the		
means for		
controlling		
the external		
address		
enable switch		
closes the		
external		
address		
enable switch		
for a duration		
of the first		
address of the		
sequence of		
addresses and		
wherein		
during the		
duration the		
external		
address		
enable switch		
is closed the		
address		
soquencer		
sequences the		
generates me		
second		
address in the		

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 252 of 490 PageID #: 10263

HOME SEMICONDUCTOR CLAIM CHART sequence of addresses.
Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 253 of 490 PageID #: 10264

	1.1	HOME SEMI	CONDUCTOR CLAI	M CHART	
Claim 3					 _
The address generator of claim 1, wherein the second address is output to the output terminal of the address sequencer only when the internal address enable switch is closed.					

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 254 of 490 PageID #: 10265



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 255 of 490 PageID #: 10266

ofa	
predetermined	
duration and	
level to the	
preset	
terminal	
during at least	
a portion of	
the duration	
of the first	
address the	
audiess, me	
preset signal	
setting the	
address	
sequencer to	
the second	
address in the	
sequence of	
addresses.	
Claim 6	
The address	
generator of	
claim 2,	
further	
comprising	
means for	
providing	
clock signals	
of	
predetermined	
level to the	
clock input	
terminal a	
terminut, u	

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 256 of 490 PageID #: 10267

first of the clock signals occurring only after the duration of the first address.		
Claim 7		
The address generator of claim 2, wherein the address sequencer includes a counter having a master portion and a slave		
Claim 8		
The address generator of claim 1, further comprising means for providing an externally generated address to the address input terminal,		

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 257 of 490 PageID #: 10268



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 258 of 490 PageID #: 10269

2	
Claim 9	
An address generator for a random access memory, comprising:	
means for providing a first address in a sequence of addresses, the first address being provided from an external source as an output address;	

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 259 of 490 PageID #: 10270



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 260 of 490 PageID #: 10271



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 261 of 490 PageID #: 10272



connected between an address input terminal of the address generator and the output terminal of the address generator;			
means for incrementally timing the address sequencer during a preset period to generate the second ad-			

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 263 of 490 PageID #: 10274



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 264 of 490 PageID #: 10275



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 265 of 490 PageID #: 10276

	HOME SEMICONDUCTOR CLAIM CH	IART
Claim 10		
A method of generating a sequence of addresses for addressing a random access memory, comprising the steps of:		
providing from an external source a first address in the sequence as an output address;		

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 266 of 490 PageID #: 10277



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 267 of 490 PageID #: 10278

switching in the first address as an			
output address			
during a			
preset period;			
then,			
providing			
from an			
address			
sequencer a			
second			
address in the			
sequence as			
an output			
address, the			
second			
address being			
generated by			
incremental			
timing during			
at least a part			
of a duration			
of the step of			
providing the			
first address;			

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 268 of 490 PageID #: 10279





Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 270 of 490 PageID #: 10281

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 271 of 490 PageID #: 10282



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 272 of 490 PageID #: 10283

				tch ee f s and f s	address enable switc connected between the output terminal of the address sequencer an an output terminal of the address generator;
)		tch put	an external address enable switc connected between an address inpu terminal of
				tch n put f	an external address enable switc connected between an address inpu terminal of the address

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 273 of 490 PageID #: 10284

HOME SEMICONDUCTOR CLAIM CHART generator and the output terminal of the address generator; means for providing a preset signal ofa predetermined duration and level to the preset terminal

during at least		
a portion of		
the duration		
of the first		
address, the		
preset signal		
setting the		
address		
sequencer to		
the second		
address in the		
series;		
wherein the		
address		
sequencer	0	
generates a		
second		
address in a		
sequence of		
addresses		
while a first		
address is		
being		
supplied to		
the output		
terminal of		
the address		
generator by		
the external		
address		
enable switch.		

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 275 of 490 PageID #: 10286



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 276 of 490 PageID #: 10287



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 277 of 490 PageID #: 10288

Claim 13	
An address generator for a random	
access memory, comprising:	
an address sequencer having a clock input terminal, a preset terminal, and an output terminal;	

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 278 of 490 PageID #: 10289



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 279 of 490 PageID #: 10290

address enable switch connected between the output terminal of the address sequencer and an output terminal of the address generator; an external address enable switch		1		
enable switch connected between the output terminal of the address sequencer and an output terminal of the address generator; an external address enable switch	address			
an external address enable switch external address enable switch external enables switch external enables switch external enables are an external enables and external enables are an	enable switch			
an external address enable switch	connected			
output terminal of the address sequencer and an output terminal of the address generator; an external address enable switch	between the			
terminal of the address sequencer and an output terminal of the address generator; an external address enable switch	output			
an external address	terminal of			
an output terminal of the address generator; an external address enable switch	the address sequencer and			
terminal of the address generator; an external address enable switch	an output			
the address generator; an external address enable switch	terminal of			
generator; an external address enable switch	the address			
an external address enable switch	generator:			
an external address enable switch	G			
an external address enable switch				
an external address enable switch				
an external address enable switch				
an external address enable switch				
an external address enable switch				
an external address enable switch				
an external address enable switch				
an external address enable switch				
an external address enable switch				
an external address enable switch				
an external address enable switch				
an external address enable switch		2		
address enable switch	an external			
enable switch	address			
	enable switch	2		
connected	connected			
between an	between an			
address input	address input			
terminal of	terminal of			
the address	the address			

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 280 of 490 PageID #: 10291

HOME SEMICONDUCTOR CLAIM CHART generator and the output terminal of the address generator; means for providing clock signals of predetermined level to the clock input terminal, a first of the

HOME SEMICONDUCTOR CLAIM CHART clock signals occurring only after the duration of the first address; wherein the address sequencer generates a second address in a sequence of addresses while a first address is being supplied to the output terminal of the address generator by the external address enable switch.

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 282 of 490 PageID #: 10293



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 283 of 490 PageID #: 10294

Claim 14		
An address generator for a random access memory, comprising:		
an address sequencer having a clock input terminal, a preset terminal, and an output terminal;		

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 284 of 490 PageID #: 10295



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 285 of 490 PageID #: 10296

an external address enable switch connected between the output terminal of the address generator; an external address enable switch connected between an address input terminal of	address					
an external address enable switch connected between the output terminal of the address generator; an external address enable switch connected between an address input terminal of	enable switch				the second second second	
between the output terminal of the address sequencer and an output terminal of the address generator; an external address enable switch connected between an address input terminal of the address input terminal of terminal of	connected					
an external address enable switch connected between an address input terminal of the address enable switch connected between an address input terminal of	between the					
an external address generator; an external address enable switch connected between an address input terminal of the address enable switch connected between an address input terminal of	output					
an external address enable switch connected between an address input terminal of the address enable switch connected between an address input terminal of the address enable switch connected between an address input terminal of	terminal of					
an external address enable switch connected between an address input terminal of the address enable switch connected between an address input terminal of the address enable switch connected between an address input terminal of	the address					
an external address enable switch connected between an address input terminal of the address enable switch connected between an address input terminal of	sequencer and					
terminal of the address generator; an external address enable switch connected between an address input terminal of the address	an output					
the address generator; an external address enable switch connected between an address input terminal of the address	terminal of					
generator; Image: Constraint of the address input terminal of termin	the address					
an external address enable switch connected between an address input terminal of the address	generator;					
an external address enable switch connected between an address input terminal of the address	C. C					
an external address enable switch connected between an address input terminal of the address						
an external address enable switch connected between an address input terminal of the address						
an external address enable switch connected between an address input terminal of						
an external address enable switch connected between an address input terminal of the address						
an external address enable switch connected between an address input terminal of						
an external address enable switch connected between an address input terminal of						
an external address enable switch connected between an address input terminal of						
an external address enable switch connected between an address input terminal of the address						
an external address enable switch connected between an address input terminal of						
an external address enable switch connected between an address input terminal of the address		1				/r
an external address enable switch connected between an address input terminal of the address			1. Sec. 1. Sec			
address enable switch connected between an address input terminal of the address	an avtarnal					_
enable switch connected between an address input terminal of the address	address					
connected between an address input terminal of the address	enable switch	-				
between an address input terminal of the address	connected					
address input terminal of the address	between an					
terminal of	address input					
the address	terminal of					
THE AUTIESS	the address					

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 286 of 490 PageID #: 10297

	HOME SEMICOND	UCTOR CLAIM CHART	
generator and the output terminal of the address generator;			
wherein the address sequencer generates a second address in a sequence of addresses			

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 287 of 490 PageID #: 10298



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 288 of 490 PageID #: 10299


Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 289 of 490 PageID #: 10300

wherein the address	
includes a counter	
naving a master portion and a slave portion.	

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 290 of 490 PageID #: 10301

Claim 1		
An address		
generator for		
a random		
access		
memory,		
comprising:		
Section and the second		
and the second		
an address		
sequencer		
input		
terminal a		
preset		
terminal and		
an output		
terminal		
terminal,		

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 291 of 490 PageID #: 10302

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 292 of 490 PageID #: 10303

-			
an internal			1
addraga			(
address			
enable switch			
connected			
between the			
output			
torminal of			
the address			
sequencer and			
an output			
terminal of			
the address			
generator:			
generator,			
an automal			
an external			
address			
enable switch			

HOME SEMICONDUCTOR CLAIM CHART connected between an address input terminal of the address generator and the output terminal of the address generator; wherein the address sequencer includes means for incrementally

timing the			
sequencer to			
generate a second			
address in a sequence of			
addresses			
while a first			
address is being			
supplied to			
the output			
terminal of			
generator by			
the external			
address			
enable switch.			

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 295 of 490 PageID #: 10306



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 296 of 490 PageID #: 10307

Claim 2	
The address generator of claim 1, further comprising:	
means for controlling the internal address enable switch;	

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 297 of 490 PageID #: 10308



HOME SEMICONDUCTOR CLAIM CHART means for controlling the external address enable switch, wherein the means for controlling the external address enable switch closes the external address enable switch for a duration of the first address of the sequence of addresses, and wherein during the duration the external address enable switch is closed, the address sequencer generates the

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 299 of 490 PageID #: 10310



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 300 of 490 PageID #: 10311

	HOME SEMICONDUCTOR CLAIM CHART	
Claim 3		
Claim 3 The address generator of claim 1, wherein the second address is output to the output terminal of the address sequencer only when the internal address enable switch is closed.		

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 301 of 490 PageID #: 10312



HOME SEMICONDUCTOR CLAIM CHART means for providing a preset signal ofa predetermined duration and level to the preset terminal during at least a portion of the duration of the first address, the preset signal setting the address sequencer to the second address in the sequence of addresses. Claim 6 The address generator of claim 2, further comprising means for providing clock signals of predetermined



Claim 7		
The address generator of claim 2, wherein the address sequencer includes a counter having a master portion and a slave portion.		
Claim 8		1.3
The address generator of claim 1, further comprising means for providing an externally generated address to the address input terminal, wherein the externally generated address is a first address of a page of		

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 305 of 490 PageID #: 10316



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 306 of 490 PageID #: 10317

Claim 9	
An address generator for a random access memory, comprising:	
means for providing a first address in a sequence of addresses, the first address being provided from an external source as an output address;	

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 307 of 490 PageID #: 10318 HOME SEMICONDUCTOR CLAIM CHART an address sequencer for generating the

subsequent				
addresses in				
the component				
af addresses				
of addresses,				
a second				
address in the				
sequence				
being				
provided as an				
out-put				
address				
immediately				
following the				
generation of				
the first				
address;				
· · · ·				

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 309 of 490 PageID #: 10320



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 310 of 490 PageID #: 10321

	(9	
				1.2	1
an external			7		, and the second se
enable switch					
connected					
between an					
address input					
terminal of					
the address					
generator and					
terminal of					
the address					
generator;					
means for					
incrementally	14 2 1				

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 311 of 490 PageID #: 10322



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 312 of 490 PageID #: 10323



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 313 of 490 PageID #: 10324

Claim 10		
A method of generating a sequence of addresses for addressing a random access memory, comprising the steps of		
providing from an external source a first address in the sequence as an output address;		

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 314 of 490 PageID #: 10325

2		
switching in the first		
output address		

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 315 of 490 PageID #: 10326

during a preset period;			
then, providing from an address sequencer a second address in the sequence as an output address, the second address being generated by incremental timing during at least a part of a duration of the step of providing the			
first address;			

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 316 of 490 PageID #: 10327



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 317 of 490 PageID #: 10328

HOME SEMICONDUCTOR CLAIM CHART switching in the second address as an output address after the preset period.

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 318 of 490 PageID #: 10329



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 319 of 490 PageID #: 10330

-					
Claim 12	0.0				
An address generator for a random access memory, comprising:					
an address sequencer having a clock input terminal, a preset terminal, and an output terminal;					

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 320 of 490 PageID #: 10331



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 321 of 490 PageID #: 10332

-			
Station 1			-
an internal			
address			
anable arritab	×		
enable switch			
connected			
between the			
oetween me			
output			
terminal of			
the address			
ine address			
sequencer and			
an output			
terminal of			
the address			
generator:			
Q			
an external			
11			
address			
enable switch			

-				
connected				
between an				
address input				
taminal of				
terminar of				
the address				
generator and				
the output				
terminal of				
the address				
the address				
generator;				
means for				
providing a				
providing a				
preset signal				
ofa	-			
predetermined				1.1.2
duration and				
The management of the set				

level to the	
preset	
terminal	
during at least	
a portion of	
the duration	1.1
of the first	
address the	
preset signal	
setting the	
address	
sequencer to	
the second	
address in the	
series.	
wherein the	
address	
sequencer	
generates a	
second	
address in a	
sequence of	
addresses	
while a first	
address is	
being	
supplied to	
the output	
terminal of	
the address	
generator by	
the external	
address	


Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 325 of 490 PageID #: 10336



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 326 of 490 PageID #: 10337

Claim 13	
An address generator for a random access memory, comprising:	
an address sequencer having a clock input terminal, a preset terminal, and an output terminal;	

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 327 of 490 PageID #: 10338



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 328 of 490 PageID #: 10339

-			
an internal			
address		-	
enable switch			
connected			
between the			
output			
terminal of			
the address			
sequencer and			
an output			
terminal of			
the address			
generator;			
0			
an external			
address			
enable switch			

HOME SEMICONDUCTOR CLAIM CHART connected between an address input terminal of the address generator and the output terminal of the address generator; means for providing clock signals of predetermined level to the





Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 332 of 490 PageID #: 10343



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 333 of 490 PageID #: 10344

Claim 14			
An address generator for a random access memory, comprising:			
an address sequencer having a clock input terminal, a preset terminal, and an output terminal;			

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 334 of 490 PageID #: 10345



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 335 of 490 PageID #: 10346

	-			
an internal				2.00
address enable switch				
connected				
between the				
output				
terminal of				
sequencer and				
an output				
terminal of				
the address				
generator;				
an external				
address				
enable switch				

HOME SEMICONDUCTOR CLAIM CHART connected between an address input terminal of the address generator and the output terminal of the address generator; wherein the address sequencer generates a second



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 338 of 490 PageID #: 10349



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 339 of 490 PageID #: 10350

wherein the address sequencer includes a counter having a master portion and a slave		
portion.		

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 340 of 490 PageID #: 10351

EXHIBIT D

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 341 of 490 PageID #: 10352



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 342 of 490 PageID #: 10353



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 343 of 490 PageID #: 10354



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 344 of 490 PageID #: 10355



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 345 of 490 PageID #: 10356

Claim		
9. A method for forming a self- aligned contact hole,		
comprising the steps of: (a) providing a semiconductor substrate		

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 346 of 490 PageID #: 10357



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 347 of 490 PageID #: 10358



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 348 of 490 PageID #: 10359

HOME SEMICONDUCTOR CLAIM CHART



8

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 349 of 490 PageID #: 10360



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 350 of 490 PageID #: 10361



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 351 of 490 PageID #: 10362

Claim		
the diffusion region by using the silicon nitride layer as an etch stop; and		
(e) anisotropically etching the silicon nitride layer underneath the opening, thereby exposing the diffusion region and simultaneously forming a spacer of silicon nitride on the sidewall of the gate electrode.		
10. The method as claimed in claim 9, wherein said capping layer is a silicon nitride layer.		

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 352 of 490 PageID #: 10363

Claim		
		0
11 The method as claimed in		
claim 9, wherein said conformal layer of silicon nitride has a thickness between about 100 to 500 Å.		

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 353 of 490 PageID #: 10364

Claim		
13. The method as claimed in claim 9, wherein step (d) comprises:		
depositing an insulating layer overlying the conformal layer of silicon nitride; and planarizing the insulating layer.		

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 354 of 490 PageID #: 10365



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 355 of 490 PageID #: 10366



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 356 of 490 PageID #: 10367



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 357 of 490 PageID #: 10368



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 358 of 490 PageID #: 10369



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 359 of 490 PageID #: 10370



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 360 of 490 PageID #: 10371


Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 361 of 490 PageID #: 10372



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 362 of 490 PageID #: 10373



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 363 of 490 PageID #: 10374

HOME SEMICONDUCTOR CLAIM CHART



7

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 364 of 490 PageID #: 10375



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 365 of 490 PageID #: 10376



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 366 of 490 PageID #: 10377



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 367 of 490 PageID #: 10378

prior to forming the barrier layer.	Claim	1	
9 A method for forming a	Claim prior to forming the barrier layer.		
self-aligned contact hole, comprising the steps of:	9. A method for forming a self-aligned contact hole, comprising the steps of:		

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 368 of 490 PageID #: 10379



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 369 of 490 PageID #: 10380



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 370 of 490 PageID #: 10381



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 371 of 490 PageID #: 10382

HOME SEMICONDUCTOR CLAIM CHART



15

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 372 of 490 PageID #: 10383



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 373 of 490 PageID #: 10384



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 374 of 490 PageID #: 10385



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 375 of 490 PageID #: 10386



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 376 of 490 PageID #: 10387



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 377 of 490 PageID #: 10388



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 378 of 490 PageID #: 10389



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 379 of 490 PageID #: 10390



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 380 of 490 PageID #: 10391



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 381 of 490 PageID #: 10392

Claim	
13. The method as claimed in claim 9, wherein step (d) comprises:	
depositing an insulating layer overlying the conformal layer of silicon nitride; and	

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 382 of 490 PageID #: 10393



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 383 of 490 PageID #: 10394



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 384 of 490 PageID #: 10395



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 385 of 490 PageID #: 10396





Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 386 of 490 PageID #: 10397

HOME SEMICONDUCTOR CLAIM CHART



1

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 387 of 490 PageID #: 10398



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 388 of 490 PageID #: 10399



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 389 of 490 PageID #: 10400



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 390 of 490 PageID #: 10401



5

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 391 of 490 PageID #: 10402



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 392 of 490 PageID #: 10403



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 393 of 490 PageID #: 10404



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 394 of 490 PageID #: 10405



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 395 of 490 PageID #: 10406



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 396 of 490 PageID #: 10407


Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 397 of 490 PageID #: 10408



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 398 of 490 PageID #: 10409



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 399 of 490 PageID #: 10410

HOME SEMICONDUCTOR CLAIM CHART



14

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 400 of 490 PageID #: 10411



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 401 of 490 PageID #: 10412



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 402 of 490 PageID #: 10413



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 403 of 490 PageID #: 10414



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 404 of 490 PageID #: 10415



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 405 of 490 PageID #: 10416



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 406 of 490 PageID #: 10417



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 407 of 490 PageID #: 10418



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 408 of 490 PageID #: 10419

CI :		
Claim		
12. The method as claimed in claim 9, wherein said insulating layer comprises a layer of borophosphosilicate glass.		

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 409 of 490 PageID #: 10420

Claim			
13. The method as claimed in claim 9, wherein step (d) comprises:	1		
depositing an insulating layer overlying the conformal layer of silicon nitride; and			

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 410 of 490 PageID #: 10421



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 411 of 490 PageID #: 10422



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 412 of 490 PageID #: 10423



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 413 of 490 PageID #: 10424



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 414 of 490 PageID #: 10425



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 415 of 490 PageID #: 10426



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 416 of 490 PageID #: 10427



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 417 of 490 PageID #: 10428



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 418 of 490 PageID #: 10429



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 419 of 490 PageID #: 10430



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 420 of 490 PageID #: 10431

HOME SEMICONDUCTOR CLAIM CHART



7

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 421 of 490 PageID #: 10432



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 422 of 490 PageID #: 10433

HOME SEMICONDUCTOR CLAIM CHART



9

Claim	
Claim prior to forming the barrier layer.	
9. A method for forming a self-aligned contact hole, comprising the steps of:	

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 424 of 490 PageID #: 10435



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 425 of 490 PageID #: 10436

Claim		
Claim		
(b) forming an oxide layer over the diffusion region and on the sidewalls of the gate electrode by thermal		

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 426 of 490 PageID #: 10437



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 427 of 490 PageID #: 10438

HOME SEMICONDUCTOR CLAIM CHART



14

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 428 of 490 PageID #: 10439



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 429 of 490 PageID #: 10440



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 430 of 490 PageID #: 10441



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 431 of 490 PageID #: 10442



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 432 of 490 PageID #: 10443


Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 433 of 490 PageID #: 10444



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 434 of 490 PageID #: 10445

Claim		
10. The method as claimed in claim 9, wherein said capping layer is a silicon nitride layer.		

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 435 of 490 PageID #: 10446



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 436 of 490 PageID #: 10447



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 437 of 490 PageID #: 10448

Claim			
			D
13. The method as claimed in claim 9, wherein step (d) comprises:			
depositing an insulating layer overlying the conformal layer of silicon nitride; and			

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 438 of 490 PageID #: 10449



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 439 of 490 PageID #: 10450



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 440 of 490 PageID #: 10451

HOME SEMICONDUCTOR CLAIM CHART



27

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 441 of 490 PageID #: 10452





Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 442 of 490 PageID #: 10453



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 443 of 490 PageID #: 10454



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 444 of 490 PageID #: 10455

HOME SEMICONDUCTOR CLAIM CHART



3

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 445 of 490 PageID #: 10456



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 446 of 490 PageID #: 10457



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 447 of 490 PageID #: 10458



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 448 of 490 PageID #: 10459



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 449 of 490 PageID #: 10460



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 450 of 490 PageID #: 10461

Claim		
(b) forming an oxide layer over the diffusion region and on the sidewalls of the gate electrode by thermal oxidation;		
(c) forming a conformal layer of silicon nitride overlying the substrate surface including the diffusion region and the upper surface and the sidewalls of the gate electrode;		

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 451 of 490 PageID #: 10462



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 452 of 490 PageID #: 10463

HOME SEMICONDUCTOR CLAIM CHART



11

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 453 of 490 PageID #: 10464



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 454 of 490 PageID #: 10465



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 455 of 490 PageID #: 10466

HOME SEMICONDUCTOR CLAIM CHART



14

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 456 of 490 PageID #: 10467



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 457 of 490 PageID #: 10468

Claim		
13. The method as claimed in claim 9, wherein step (d) comprises:		
depositing an insulating layer overlying the conformal layer of silicon nitride; and planarizing the insulating		
layer.		

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 458 of 490 PageID #: 10469



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 459 of 490 PageID #: 10470



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 460 of 490 PageID #: 10471



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 461 of 490 PageID #: 10472



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 462 of 490 PageID #: 10473



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 463 of 490 PageID #: 10474



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 464 of 490 PageID #: 10475

Claim		
(d) etching an opening through the insulating layer self-aligned and borderless to the diffusion region by using the barrier layer as an etch stop; and		

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 465 of 490 PageID #: 10476



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 466 of 490 PageID #: 10477



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 467 of 490 PageID #: 10478



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 468 of 490 PageID #: 10479

Claim		
2. The method as claimed in claim 1, further comprising a step of forming an oxide layer over the diffusion region and on the sidewalls of the gate electrode by thermal oxidation prior to forming the barrier layer.		
Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 469 of 490 PageID #: 10480



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 470 of 490 PageID #: 10481



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 471 of 490 PageID #: 10482



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 472 of 490 PageID #: 10483



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 473 of 490 PageID #: 10484



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 474 of 490 PageID #: 10485





Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 476 of 490 PageID #: 10487



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 477 of 490 PageID #: 10488



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 478 of 490 PageID #: 10489



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 479 of 490 PageID #: 10490



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 480 of 490 PageID #: 10491



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 481 of 490 PageID #: 10492



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 482 of 490 PageID #: 10493

Claim		
1. A method for forming a self- aligned contact hole, comprising the steps of:		
(a) providing a semiconductor substrate having a gate electrode and a diffusion region thereon;		
(b) forming a conformal		
overlying the substrate surface including the diffusion region and the upper surface and the sidewalls of the gate electrode;		
(c) forming an insulating layer overlying the barrier layer;		

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 483 of 490 PageID #: 10494

Claim	
(d) etching an opening through the insulating layer self-aligned and borderless to the diffusion region by using the barrier layer as an etch stop; and	
(e) anisotropically etching the barrier layer underneath the opening, thereby exposing the diffusion region and simultaneously forming a spacer of the etch barrier material on the sidewall of the gate electrode.	
2. The method as claimed in claim 1, further comprising a step of forming an oxide layer over the diffusion region and on the sidewalls of the gate electrode by thermal oxidation prior to forming the barrier layer.	

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 484 of 490 PageID #: 10495



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 485 of 490 PageID #: 10496

Claim	
overlying the substrate surface including the diffusion region and the upper surface and the sidewalls of the gate electrode;	
(d) forming an insulating layer overlying the conformal layer of silicon nitride;	
(e) etching an opening through the insulating layer self-aligned and borderless to the diffusion region by using the silicon nitride layer as an etch stop; and	
(f) anisotropically etching the silicon nitride layer underneath the opening, thereby exposing the diffusion region and simultaneously forming a spacer of silicon	

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 486 of 490 PageID #: 10497

Claim	
nitride on the sidewall of the gate electrode.	
10. The method as claimed in claim 9, wherein said capping layer is a silicon nitride layer.	
11 . The method as claimed in claim 9, wherein said conformal layer of silicon nitride has a thickness between about 100 to 500 Å.	
13. The method as claimed in claim 9, wherein step (d) comprises:	
depositing an insulating layer overlying the conformal layer of silicon nitride; and planarizing the insulating layer.	

Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 487 of 490 PageID #: 10498



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 488 of 490 PageID #: 10499



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 489 of 490 PageID #: 10500



Case 1:13-cv-02033-RGA Document 196 Filed 05/24/19 Page 490 of 490 PageID #: 10501

