1	STEVEN A. NIELSEN, CALIFORNIA STATE BAR NO. 133864 (STEVE@NIELSENPATENTS.COM)					
2	100 LARKSPUR LANDING CIRCLE, SUITE 216					
3	LARKSPUR, CA 94939-1743 TELEPHONE:(415) 272-8210					
4						
5	Attorneys for Plaintiff ALTAIR LOGIX LLC, a Texas limited liability corporation					
6						
7	UNITED STATES DISTRICT COURT NORTHERN DISTRICT OF CALIFORNIA					
8		PATENT				
9	ALTAIR LOGIX LLC,					
10	Plaintiff,	Case No				
11	v.	ORIGINAL COMPLAINT FOR				
12	VIA TECHNOLOGIES, INC.,  PATENT INFRINGEMENT AGAINST VIA TECHNOLOGIES, INC.					
13	Defendant.					
14	DEMAND FOR JURY TRIAL					
15	Plaintiff Altair Logix LLC files this Original Complaint for Patent Infringement against					
16	VIA Technologies, Inc., and would respectfully show the Court as follows:					
17	I. THE PARTIES					
18	1. Plaintiff Altair Logix LLC ("A	Altair Logix" or "Plaintiff") is a Texas limited				
19	liability company with its principal place of business at 15922 Eldorado Pkwy, Suite 500 #1513,					
<ul><li>20</li><li>21</li></ul>	Frisco, TX 75035.					
22	2. On information and belief, Defendant VIA Technologies, Inc. ("Defendant") is a					
23	corporation organized and existing under the laws of California, with a place of business at 940					
24	Mission Ct, Fremont, CA 94539.					
25						
26						
27						
28						
	ORIGINAL COMPLAINT FOR PATENT INFRINGEM	1 -				

ORIGINAL COMPLAINT FOR PATENT INFRINGEMENT AGAINST VIA TECHNOLOGIES, INC. AND JURY DEMAND

#### II. <u>JURISDICTION AND VENUE</u>

- 3. This action arises under the patent laws of the United States, Title 35 of the United States Code. This Court has subject matter jurisdiction of such action under 28 U.S.C. §§ 1331 and 1338(a).
- 4. On information and belief, Defendant is subject to this Court's specific and general personal jurisdiction, pursuant to due process and the California Long-Arm Statute, due at least to its business in this forum, including at least a portion of the infringements alleged herein. Furthermore, Defendant is subject to this Court's specific and general personal jurisdiction because Defendant is a California corporation and it has a place of business within this District.
- 5. Without limitation, on information and belief, within this State and this District, Defendant has used the patented inventions thereby committing, and continuing to commit, acts of patent infringement alleged herein. In addition, on information and belief, Defendant has derived revenues from its infringing acts occurring within California and the Northern District of California. Further, on information and belief, Defendant is subject to the Court's general jurisdiction, including from regularly doing or soliciting business, engaging in other persistent courses of conduct, and deriving substantial revenue from goods and services provided to persons or entities in California and the Northern District of California. Further, on information and belief, Defendant is subject to the Court's personal jurisdiction at least due to its sale of products and/or services within California and the Northern District of California. Defendant has committed such purposeful acts and/or transactions in California and the Northern District of California such that it reasonably should know and expect that it could be haled into this Court as a consequence of such activity.

- 6. Venue is proper in this district under 28 U.S.C. § 1400(b). On information and belief, Defendant is incorporated in California, and it has a place of business within this District. On information and belief, from and within this District Defendant has committed at least a portion of the infringements at issue in this case.
- 7. For these reasons, personal jurisdiction exists and venue is proper in this Court under 28 U.S.C. § 1400(b).

#### III. <u>COUNT I</u> (PATENT INFRINGEMENT OF UNITED STATES PATENT NO. 6,289,434)

- 8. Plaintiff incorporates the above paragraphs herein by reference.
- 9. On September 11, 2001, United States Patent No. 6,289,434 ("the '434 Patent") was duly and legally issued by the United States Patent and Trademark Office. The application leading to the '434 patent was filed on February 27, 1998. (Ex. A at cover).
- 10. The '434 Patent is titled "Apparatus and Method of Implementing Systems on Silicon Using Dynamic-Adaptive Run-Time Reconfigurable Circuits for Processing Multiple, Independent Data and Control Streams of Varying Rates." A true and correct copy of the '434 Patent is attached hereto as Exhibit A and incorporated herein by reference.
- 11. Plaintiff is the assignee of all right, title and interest in the '434 patent, including all rights to enforce and prosecute actions for infringement and to collect damages for all relevant times against infringers of the '434 Patent. Accordingly, Plaintiff possesses the exclusive right and standing to prosecute the present action for infringement of the '434 Patent by Defendant.
- 12. The invention in the '434 Patent relates to the field of runtime reconfigurable dynamic-adaptive digital circuits which can implement a myriad of digital processing functions related to systems control, digital signal processing, communications, image processing, speech and voice recognition or synthesis, three-dimensional graphics rendering, and video processing.

28

(Ex. A at col. 1:32-38). The object of the invention is to provide a new method and apparatus for implementing systems on silicon or other chip material which will enable the user a means for achieving the performance of fixed-function implementations at a lower cost. (*Id.* at col. 2:64 – col. 3:1).

- 13. The most common method of implementing various functions on an integrated circuit is by specifically designing the function or functions to be performed by placing on silicon an interconnected group of digital circuits in a non-modifiable manner (hard-wired or fixed function implementation). (Id. at col. 1:42-47). These circuits are designed to provide the fastest possible operation of the circuit in the least amount of silicon area. (*Id.* at col. 1:47-49). In general, these circuits are made up of an interconnection of various amounts of random-access memory and logic circuits. (Id. at col. 1:49-51). Complex systems on silicon are broken up into separate blocks and each block is designed separately to only perform the function that it was intended to do. (Id. at col. 1:51-54). Each block has to be individually tested and validated, and then the whole system has to be tested to make sure that the constituent parts work together. (*Id.* This process is becoming increasingly complex as we move into future at col. 1:54-56). generations of single-chip system implementations. (Id. at col. 1:57-59). Systems implemented in this way generally tend to be the highest performing systems since each block in the system has been individually tuned to provide the expected level of performance. (Id. at col. 1:59-62). This method of implementation may be the smallest (cheapest in terms of silicon area) method when compared to three other distinct ways of implementing such systems. (*Id.* at col. 1:62-65). Each of the other three have their problems and generally do not tend to be the most costeffective solution. (*Id.* at col. 1:65-67).
- 14. The first way is implemented in software using a microprocessor and associated computing system, which can be used to functionally implement any system. (*Id.* at col. 2:1-2).

However, such systems would not be able to deliver real-time performance in a cost-effective manner for the class of applications that was described above. (*Id.* at col. 2:3-5). Their use is best for modeling the subsequent hard-wired/fixed-function system before considerable design effort is put into the system design. (*Id.* at col. 2:5-8).

- 15. The second way of implementing such systems is by using an ordinary digital signal processor (DSP). (*Id.* at col. 2:9-10). This class of computing machines is useful for real-time processing of certain speech, audio, video and image processing problems and in certain control functions. (*Id.* at col. 2:10-13). However, they are not cost-effective when it comes to performing certain real time tasks which do not have a high degree of parallelism in them or tasks that require multiple parallel threads of operation such as three-dimensional graphics. (*Id.* at col. 2:13-17).
- 16. The third way of implementing such systems is by using field programmable gate arrays (FPGA). (*Id.* at col. 2:18-19). These devices are made up of a two-dimensional array of fine-grained logic and storage elements which can be connected together in the field by downloading a configuration stream which essentially routes signals between these elements. (*Id.* at col. 2:19-23). This routing of the data is performed by pass-transistor logic. (*Id.* at col. 2:24-25). FPGAs are by far the most flexible of the three methods mentioned. (*Id.* at col. 2:25-26). The problem with trying to implement complex real-time systems with FPGAs is that although there is a greater flexibility for optimizing the silicon usage in such devices, the designer has to trade it off for increase in cost and decrease in performance. (*Id.* at col. 2:26-30). The performance may (in some cases) be increased considerably at a significant cost, but still would not match the performance of hard-wired fixed function devices. (*Id.* at col. 2:30-33).


- 17. These three ways do not reduce the cost or increase the performance over fixed-function systems. (*Id.* at col. 2:35-37). In terms of performance, fixed-function systems still outperform the three ways for the same cost. (*Id.* at col. 2:37-39).
- 18. The three systems can theoretically reduce cost by removing redundancy from the system. (*Id.* at col. 2:40-41). Redundancy is removed by re-using computational blocks and memory. (*Id.* at col. 2:41-42). The only problem is that these systems themselves are increasingly complex, and therefore, their computational density when compared with fixed-function devices is very high. (*Id.* at col. 2:42-45).
- 19. Most systems on silicon are built up of complex blocks of functions that have varying data bandwidth and computational requirements. (*Id.* at col. 2:46-48). As data and control information moves through the system, the processing bandwidth varies enormously. (*Id.* at col. 2:48-50). Regardless of the fact that the bandwidth varies, fixed-function systems have logic blocks that exhibit a "temporal redundancy" that can be exploited to drastically reduce the cost of the system. (*Id.* at col. 2:50-53). This is true, because in fixed function implementations all possible functional requirements of the necessary data processing must be implemented on the silicon regardless of the final application of the device or the nature of the data to be processed. (*Id.* at col. 2:53-57). Therefore, if a fixed function device must adaptively process data, then it must commit silicon resources to process all possible flavors of the data. (*Id.* at col. 2:58-60). Furthermore, state-variable storage in all fixed function systems are implemented using area inefficient storage elements such as latches and flip-flops. (*Id.* at col. 2:60-63).
- 20. The inventors therefore sought to provide a new apparatus for implementing systems on a chip that will enable the user to achieve performance of fixed-function implementation at a lower cost. (*Id.* at col. 2:64 col. 3:1). The lower cost is achieved by

removing redundancy from the system. (*Id.* at col. 3:1-2). The redundancy is removed by reusing groups of computational and storage elements in different configurations. (*Id.* at col. 3:2-4). The cost is further reduced by employing only static or dynamic ram as a means for holding the state of the system. (*Id.* at col. 3:4-6). This invention provides a way for effectively adapting the configuration of the circuit to varying input data and processing requirements. (*Id.* at col. 3:6-8). All of this reconfiguration can take place dynamically in run-time without any degradation of performance over fixed-function implementations. (*Id.* at col. 3:8-11).

- 21. The present invention is therefore an apparatus for adaptively dynamically reconfiguring groups of computations and storage elements in run-time to process multiple separate streams of data and control at varying rates. (*Id.* at col. 3:14-18). The '434 patent refers to the aggregate of the dynamically reconfigurable computational and storage elements as a "media processing unit."
- 22. The claimed apparatus has addressable memory for storing data and a plurality of instructions that can be provided through a plurality of inputs/outputs that is couple to the input/output of a plurality of media processing units. (*Id.* at col. 55:21-30). The media processing unit comprises a multiplier, an arithmetic unit, and arithmetic logic unit and a bit manipulation unit. (*Id.* at col. 55:31 col. 56:20). The '434 patent provides examples to explain each of the parts of the media processing unit. (*Id.* at col. 16:27-61 (multiplier and adder); *Id.* at col. 16:62 col. 17:1-9 (arithmetic logic unit); and *Id.* at col. 17:10 col. 17:43 (bit manipulation unit)). Each of the parts has a data input coupled to the media processing unit input/output, an instruction input coupled to the mediate processing unit input/output, and a data output coupled to the mediate processing unit input/output. (*Id.* at col. 55:31 col. 56:20). Furthermore, the arithmetic logic unit must be capable of operating concurrently with either the multiplier and arithmetic unit. (*Id.* at col. 56:6-12). And the bit manipulation unit must be

capable of operating concurrently with the arithmetic logic unit and at least either the multiplier or the arithmetic unit. (*Id.* at col. 56:13-20). Each of the plurality of media processing units must be capable of performing an operating simultaneously with the performance of other operations by other media processing units. (*Id.* at col. 56:21-24). An operation comprises the media processing unit receiving an instruction and data from memory, processing the data responsive to the instruction to produce a result, and providing the result to the media processor input/output. (*Id.* at col. 56:26-33).

23. An exemplary block diagram of the claimed systems is shown in Figure 3 of the '434 patent:



(*Id.* at Fig. 3). Exemplary architecture and coding for the apparatus is disclosed in the '599 patent. (*E.g.*, *Id.* at col. 16:15 - col. 52:20; Figs. 9 - 106).

- 24. As further demonstrated by the prosecution history of the '434 patent, the claimed invention in the '434 patent was unconventional. Claim 1 of the '434 patent was an originally filed claim that issued without any amendment. There was no rejection in the prosecution history contending that claim 1 was anticipated by any prior art.
- 25. A key element behind the invention is one of reconfigurability and reusability. (*Id.* at col. 13:26-27). Each apparatus is therefore made up of very high-speed core elements that on a pipelined basis can be configured to form a more complex function. (*Id.* at col. 13:27-30). This leads to a lower gate count, thereby giving a smaller die size and ultimately a lower cost. (*Id.* at col. 13:30-31). Since the apparatuses are virtually identical to each other, writing software becomes very easy. (*Id.* at col. 13:32-33). The RISC-like nature of each of the media processing units also allows for a consistent hardware platform for simple operating system and driver development. (*Id.* at col. 13:33-36). Any one of the media processing units can take on a supervisory role and act as a central controller if necessary. (*Id.* at col. 13:36-37). This can be very useful in set top applications where a controlling CPU may not be necessary, further reducing system cost. (*Id.* at col. 13:37-40). The claimed apparatus is therefore an unconventional way of implementing processors that can achieve the performance of fixed-function implementations at a lower cost. (*Id.* at col. 2:64 col. 3:11).
- 26. **Direct Infringement.** Upon information and belief, Defendant has been directly infringing claims of the '434 patent in California and the Northern District of California, and elsewhere in the United States, by making, using, selling, and/or offering for sale an apparatus for processing data for media processing that satisfies each and every limitation of at least claim 1, including without limitation the QSM-8Q60 Qseven Module ("Accused Instrumentality").

(*E.g.*,https://web.archive.org/web/20150910060519/http://www.viaembedded.com/en/boards/modules/qsm-8q60/; https://www.nxp.com/products/processors-and-microcontrollers/arm-based-processors-and-mcus/i.mx-applications-processors/i.mx-6-processors/i.mx-6duallite-processors-dual-core-3d-graphics-hd-video-arm-cortex-a9-core:i.MX6DL).

27. The Accused Instrumentality comprises an addressable memory (*e.g.*, memory system of the Accused Instrumentality) for storing the data, and a plurality of instructions, and having a plurality of input/outputs, each said input/output for providing and receiving at least one selected from the data and the instructions. As shown below, the Accused Instrumentality comprises a memory system which is coupled to a multicore ARM processor through multiple internal inputs/outputs. The memory system provides instructions and stored data for processing and receives processed data.

# Ha

#### Hardware

The VIA QSM-8Q60 measures 70mm x 70mm and is fully compliant with the Qseven™ Rev. 2.0 embedded form factor standard adopted by the Standardization Group for Embedded Technologies e.V. (SGeT). Supporting a wide operating temperature of -20°C ~70°C, the VIA QSM-8Q60 is designed for optimum flexibility in the harshest environments.

Featuring an on-board Micro SD card slot, 4GB eMMC Flash memory and 2GB DDR3-10666 SDRAM, the module also offers rich I/O and display expansion options including 4 USB 2.0 ports, one HDMI port, one dual-channel 18/24-bit LVDS panel, 3 COM ports, Gigabit Ethernet, 2 CAN bus and PCIe x1.

(*E.g.*, https://web.archive.org/web/20150910060519/http://www.viaembedded.com/en/boards/modules/qsm-8q60/).

28. The Accused Instrumentality comprises a plurality of media processing units (e.g., ARM cortex A9 multi-core processor), each media processing unit having an input/output coupled to at least one of the addressable memory input/outputs. As shown below, the Accused Instrumentality comprises an ARM cortex A9 multi-core processor, each processor comprises a NEON media coprocessor and acts as a media processing unit. The ARM processors are coupled to the memory system. The processors receive instructions and data from the memory system by

### Case 3:19-cv-03664 Document 1 Filed 06/24/19 Page 11 of 28

1	multiple internal inputs and provides proces	ssed data to the memory system by multiple internal	
2	outputs.		
3	Home » Embedded Boards » Embedded Modules » <b>QSM-8Q60</b>	<b>Q</b> Search	
4	English ▼	Scarcii	
5	QSM-8Q60		
6		◆ Ultra compact 70mm x 70mm Qseven™ (2.0) form factor	
7		▶ 1.0GHz Freescale™ i.MX 6DualLite Cortex-A9 SoC	
0		◆ Wide operating temperature range from -20°C ~ 70°C	
8		◆ 7 year longevity support	
9	•	Evaluation carrier board available	
10	Overview		
11	VIA QSM-8Q60 Qseven™ Module		
12		factor module powered by a 1.0GHz Freescale™ i.MX 6DualLite I rich multimedia features in an ultra-compact package for a	
		such as industrial automation, transportation, medical and	
13	infotainment.		
14			
15	(e.g., https://web.archive.org/web/201509100	060519/http://www.viaembedded.com/en/boards/mo	
16	<u>dules/qsm-8q60/</u> ).		
17			
18	Hardware		
		s fully compliant with the Qseven™ Rev. 2.0 embedded form	
19	·	up for Embedded Technologies e.V. (SGeT). Supporting a wide SM-8Q60 is designed for optimum flexibility in the harshest	
20	environments.	own ogos is designed for optimum nexionity in the marshest	
21	Featuring an on-board Micro SD card slot, 4GB eMMC Flash memory and 2GB DDR3-10666 SDRAM, the module		
22	also offers rich I/O and display expansion options including 4 USB 2.0 ports, one HDMI port, one dual-channel		
	18/24-bit LVDS panel, 3 COM ports, Gigabit Ethernet,	2 CAN bus and PCIe x1.	
23			
24	(Id.).		
25			
26			
27			
28			
		- 11 -	

## i.MX 6DualLite Multimedia Applications Processor Block Diagram


System	n Control			Conne	ctivity
Secu	re JTAG	CPU Platform		MMC 4.4/ SD 3.0 x3	USB2 HSIC
PLL	., Osc.	Dual ARM® Cortex™ A9 Core  32 KB I Cache 32 KB D Cache		SD 3.0 X3	Host x2
Clock and Reset		Per Core Per Core		MMC 4.4/ SDXC	MIPI HSI
Sma	irt DMA	NEON Per Core PTM Per Core			
10	MUX	512	KB L2 Cache	UART x5	S/PDIF Tx/Rx
Tin	ner x3		ultimedia		
PV	VM x4	Hardware Gr	aphics Accelerators	FC x3, SPI x4	PCIe 2.0
Watch	hdog x2	3D 2D		ESAI, IPS/SSI	Audio ACDO
Power Management		Video Codecs		x3	Audio: ASRC
CDC,	Temperature Monitor	1080p30 Encode/Decode  Imaging Processing Unit		SMBus, GPIO, Keypad	1 Gb Ethernet + IEEE® 1588
Interna	I Memory			2x USB OTG	NAND Control
ROM	RAM	Resizing and Blending Image Enhancement Inversion/Rotation		and PHY	(BCH40)
Sec	curity	100000		1x USB Host	FlexCan x2
RNG	Security Critri.	Display and HDMI and PHY	24-bit RGB, LVDS (x2)	(HSIC)	and MLB150
ustZone	Secure RTC	MIPI DSI	20-bit CSI	-	Memory
iphers	E-Fuses	MIPI CSI2	EPDC		-DDR2/ V-DDR3

(*e.g.*, <a href="https://www.nxp.com/products/processors-and-microcontrollers/arm-based-processors-and-microcontr

provide provid

18 graphics-hd-video-arm-cortex-a9-core:i.MX6DL).

- 12 -



ORIGINAL COMPLAINT FOR PATENT INFRINGEMENT AGAINST VIA TECHNOLOGIES, INC. AND JURY DEMAND (e.g., <a href="https://www.nxp.com/products/processors-and-microcontrollers/arm-based-processors-and-microcontrol

29. The Accused Instrumentality comprises media processors with each processor comprising a multiplier (*e.g.*, an Integer MUL or FP MUL) having a data input coupled to the media processing unit input/output, an instruction input coupled to the media processing unit input/output, and a data output coupled to the media processing unit input/output. As shown below, the Accused Instrumentality comprises an ARM cortex-A9 multi-core processor, each processor comprises a NEON media coprocessor and acts as a media processing unit. NEON media coprocessor comprises a multiplier which is coupled to the inputs/outputs of the processor. Upon information and belief, the multiplier comprises a data input, an instruction input, and a data output coupled to the input/output of the processor.

- 14 -

## i.MX 6DualLite Multimedia Applications Processor Block Diagram

System	Control			Conne	ectivity
Secur	e JTAG	CPU Platform		MMC 4.4/ SD 3.0 x3	USB2 HSIC
PLL	, Osc.	Dual ARM® Cortex™ A9 Core  32 KB I Cache 32 KB D Cache		SD 3.0 x3	Host x2
Clock and Reset		Per Core Per Core		MMC 4.4/ SDXC	MIPI HSI
Smar	rt DMA	NEON Per Core PTM Per Core		34720116	
101	MUX	512	KB L2 Cache	UART x5	S/PDIF Tx/Rx
Tim	er x3	М	ultimedia		
PW	M x4	Hardware Gr	aphics Accelerators	FC x3, SPI x4	PCle 2.0
Watchdog x2		3D	2D	ESAI, IºS/SSI	Adi 4000
Power Management		Video Codecs		х3	Audio: ASRC
CDC,	Temperature Monitor	1080p30 Encode/Decode		SMBus, GPIO, Keypad	1 Gb Ethernet + IEEE® 1588
Internal	Memory	- // CANCER / CANCER	Processing Unit	2x USB OTG	NAND Control
ROM	RAM	Resizing and Blending Image Enhancement Inversion/Rotation		and PHY	(BCH40)
Sec	curity	- Indianasia	No.	1x USB Host	FlexCan x2
RNG	Security Cntrl.		Camera Interface	(HSIC)	and MLB150
ustZone	Secure RTC	HDMI and PHY MIPI DSI	24-bit RGB, LVDS (x2) 20-bit CSI	-	Memory
iphers	E-Fuses	MIPI CSI2	EPDC		-DDR2/ V-DDR3

 $(\textit{e.g.}, \underline{\text{https://www.nxp.com/products/processors-and-microcontrollers/arm-based-processors-and-microcontrol$ 

 $\underline{mcus/i.mx-applications-processors/i.mx-6-processors/i.mx-6duallite-processors-dual-core-3d-processors/i.mx-6-process$ 

18 graphics-hd-video-arm-cortex-a9-core:i.MX6DL).

- 15 -

Register

rename stage

Virtual to

physical

**Branches** 

Branch prediction

Dynamic branch

prediction

Return stack

**Dual instruction** 

decode stage

Predictions

Instruction prefetch stage

Instructions

Instruction

queue

Instruction

cache

Instruction

fetch

egister pool

Cortex-A9 processor

Dispatch

stages

Instruction

queue and

dispatch

Out of order

multi-issue

with speculation

Load store

unit

**Program Trace** 

Macrocell (PTM)

interface

ALU/MUL

ALU

FPU or NEON

Load/store address generation unit

Translation

lookaside

buffer

Memory system

Memory

management

unit

Preload

Engine (optional)

Data cache

Performance

Monitoring Unit

(PMU)

Writeback

stage

Media

processor

(e.g.,http://infocenter.arm.com/help/topic/com.arm.doc.ddi0388f/DDI0388F\_cortex\_a9\_r2p2\_tr

 $16 \quad \boxed{\text{m.pdf}}$ .

15

17

18

19

20

21

22

23

24

25

### Background


The NEON subsystem is an advanced SIMD (Single Instruction, Multiple Data) processing unit. This means that it can apply a single type of instruction to many pieces of data at one time in parallel. This is extremely helpful when it comes to media processing such as audio/video filters and codecs.

The NEON system is NOT the floating point unit of the ARM processor. There is separate FPU known as the VFP system. They use the same register space but this is taken care of by the compiler/kernel. There are a few differences between the NEON and VFP systems such as: NEON does not support double-precision floating point numbers, NEON only works on vectors and does not support advanced operations such as square root and divide.

(e.g., http://www.add.ece.ufl.edu/4924/docs/arm/ARM%20NEON%20Development.pdf).


26

2728




(E.g., http://www.add.ece.ufl.edu/4924/docs/arm/ARM%20NEON%20Development.pdf).

30. The Accused Instrumentality comprises media processors with each processor comprising an arithmetic unit (*e.g.*, an FP ADD) having a data input coupled to the media processing unit input/output, an instruction input coupled to the media processing unit input/output, and a data output coupled to the media processing unit input/output. As shown below, the Accused Instrumentality comprises an ARM cortex-A9 multi-core processor, each processor comprises a NEON media coprocessor and acts as a media processing unit. NEON media coprocessor comprises an arithmetic unit which is coupled to the inputs/outputs of the processor. Upon information and belief, the arithmetic unit comprises a data input, an instruction input, and a data output coupled to the input/output of the processor.



(E.g., http://www.add.ece.ufl.edu/4924/docs/arm/ARM%20NEON%20Development.pdf).


31. The Accused Instrumentality comprises media processors with each processor comprising an arithmetic logic unit (*e.g.*, an ALU) having a data input coupled to the media processing unit input/output, an instruction input coupled to the media processing unit input/output, and a data output coupled to the media processing unit input/output, capable of operating concurrently with at least one selected from the multiplier (*e.g.*, an Integer MUL or FP MUL) and arithmetic unit (*e.g.*, a FP ADD). As shown below, the Accused Instrumentality comprises an ARM cortex-A9 multi-core processor, each processor comprises a NEON media coprocessor and acts as a media processing unit. NEON media coprocessor comprises an arithmetic logical unit which is coupled to the inputs/outputs of the processor. Upon information and belief, the arithmetic logical unit comprises a data input, an instruction input, and a data output coupled to the input/output of the processor. Upon information and belief, the arithmetic logical unit (*e.g.*, the Integer ALU) is capable of operating concurrently with at least one selected from the multiplier (*e.g.*, the Integer MUL or FP MUL) and arithmetic unit (*e.g.*, the FP ADD).



(E.g., <a href="http://www.add.ece.ufl.edu/4924/docs/arm/ARM%20NEON%20Development.pdf">http://www.add.ece.ufl.edu/4924/docs/arm/ARM%20NEON%20Development.pdf</a>).

32. The Accused Instrumentality comprises media processors with each processor comprising a bit manipulation unit (*e.g.*, an Integer Shift unit) having a data input coupled to the media processing unit input/output, an instruction input coupled to the media processing unit input/output, and a data output coupled to the media processing unit input/output, capable of operating concurrently with the arithmetic logic unit (*e.g.*, an Integer ALU) and at least one selected from the multiplier (*e.g.*, an Integer MUL or FP MUL) and arithmetic unit (*e.g.*, a FP ADD). As shown below, the Accused Instrumentality comprises an ARM cortex-A9 multi-core processors, each processor comprising a NEON media coprocessor that acts as a media processing unit. The NEON media coprocessor comprises an integer shift unit (*i.e.*, bit manipulation unit) which is coupled to the inputs/outputs of the processor. Upon information and belief, the integer shift unit (*i.e.*, bit manipulation unit) is capable of operating concurrently with

the arithmetic logic unit (e.g., the Integer ALU) and at least one selected from the multiplier (e.g., the Integer MUL or FP MUL) and arithmetic unit (e.g., the FP ADD).



(E.g., http://www.add.ece.ufl.edu/4924/docs/arm/ARM%20NEON%20Development.pdf).

33. The Accused Instrumentality comprises a plurality of media processors (*e.g.*, ARM cortex-A9 multi-core processor) for performing at least one operation, simultaneously with the performance of other operations by other media processing units (*e.g.*, other ARM cortex-A9 multi-core processors on the same chip).

### Case 3:19-cv-03664 Document 1 Filed 06/24/19 Page 21 of 28

1	Home » Embedded Boards » Embedded Modules » QSM-8Q60  English •
2	QSM-8Q60
3	
4	<ul> <li>Ultra compact 70mm x 70mm Qseven™ (2.0) form factor</li> <li>1.0GHz Freescale™ i.MX 6DualLite Cortex-A9 SoC</li> </ul>
5	◆ Wide operating temperature range from -20°C ~ 70°C
6	<ul> <li>7 year longevity support</li> <li>Evaluation carrier board available</li> </ul>
7	Evaluation carrier board available
8	Overview
9	VIA QSM-8Q60 Qseven™ Module  The VIA QSM-8Q60 is an ARM-based Qseven™ form factor module powered by a 1.0GHz Freescale™ i.MX 6DualLite
10	Cortex-A9 SoC that delivers high performance and rich multimedia features in an ultra-compact package for a wide range of embedded system applications such as industrial automation, transportation, medical and
11	infotainment.
12	
13	(e.g., https://web.archive.org/web/20150910060519/http://www.viaembedded.com/en/boards/mo
14	<u>dules/qsm-8q60/</u> ).
15	
16	Hardware  The VIA QSM-8Q60 measures 70mm x 70mm and is fully compliant with the Qseven™ Rev. 2.0 embedded form
17	factor standard adopted by the Standardization Group for Embedded Technologies e.V. (SGeT). Supporting a wide operating temperature of -20°C ~70°C, the VIA QSM-8Q60 is designed for optimum flexibility in the harshest
18	environments.
19	Featuring an on-board Micro SD card slot, 4GB eMMC Flash memory and 2GB DDR3-10666 SDRAM, the module also offers rich I/O and display expansion options including 4 USB 2.0 ports, one HDMI port, one dual-channel
20	18/24-bit LVDS panel, 3 COM ports, Gigabit Ethernet, 2 CAN bus and PCIe x1.
21	(Id.).
22	
23	
24	
25	
26	
27	
28	
20	- 21 -

#### i.MX 6DualLite Multimedia Applications Processor Block Diagram 1 2 Addressable Memory 3 System Control Connectivity **CPU Platform** MMC 4.4/ **USB2 HSIC** Secure JTAG Dual ARM® Cortex™ A9 Core SD 3.0 x3 4 Host x2 PLL, Osc. 32 KB I Cache Per Core 32 KB D Cache MMC 4.4/ 5 MIPI HSI Clock and Reset SDXC **NEON Per Core** PTM Per Core Smart DMA 6 **UART x5** S/PDIF Tx/Rx 512 KB L2 Cache IOMUX Multimedia 7 Timer x3 PCle 2.0 PC x3, SPI x4 Hardware Graphics Accelerators PWM x4 8 Watchdog x2 ESAI, PS/SSI Audio: ASRC Video Codecs 9 **Power Management** 1080p30 Encode/Decode SMBus, GPIO, 1 Gb Ethernet Temperature Monitor DCDC. Keypad + IEEE® 1588 10 **Imaging Processing Unit** Internal Memory 2x USB OTG **NAND Control** Resizing and Blending Image Enhancement and PHY (BCH40) ROM RAM 11 Inversion/Rotation Security 1x USB Host FlexCan x2 12 Display and Camera Interface (HSIC) and MLB150 ANG ecurity Cntrl 24-bit RGB, LVDS (x2) HDMI and PHY **External Memory** TrustZone Secure RTC 13 MIPI DSI 20-bit CSI x64 LP-DDR2/ Ciphers E-Fuses MIPI CSI2 **EPDC** DDR3/LV-DDR3 14 View Interactive Elements 15 (E.g., https://www.nxp.com/products/processors-and-microcontrollers/arm-based-processors-16 and-mcus/i.mx-applications-processors/i.mx-6-processors/i.mx-6duallite-processors-dual-core-17 18 3d-graphics-hd-video-arm-cortex-a9-core:i.MX6DL). 19 **Background** The NEON subsystem is an advanced SIMD (Single Instruction, Multiple Data) processing unit. This 20 means that it can apply a single type of instruction to many pieces of data at one time in parallel. This is 21 extremely helpful when it comes to media processing such as audio/video filters and codecs. 22 The NEON system is NOT the floating point unit of the ARM processor. There is separate FPU known as the VFP system. They use the same register space but this is taken care of by the compiler/kernel. 23 There are a few differences between the NEON and VFP systems such as: NEON does not support 24 double-precision floating point numbers, NEON only works on vectors and does not support advanced operations such as square root and divide. 25

(E.g., http://www.add.ece.ufl.edu/4924/docs/arm/ARM%20NEON%20Development.pdf).


26

27

28

34. The Accused Instrumentality comprises a plurality of media processors (*e.g.*, ARM cortex-A9 multi-core processors), each processor receiving at the media processor input/output an instruction and data from the memory, and processing the data responsive to the instruction received to produce at least one result. As shown below, each ARM cortex-A9 multi-core media processor comprises a NEON media coprocessor which receives instructions and data from memory and processes the data responsive to the instruction received in order to produce a result.

### i.MX 6DualLite Multimedia Applications Processor Block Diagram



(*E.g.*, <a href="https://www.nxp.com/products/processors-and-microcontrollers/arm-based-processors-and-microcontrollers/arm-based-processors-and-microcontrollers/arm-based-processors-and-microcontrollers/arm-based-processors-and-microcontrollers/arm-based-processors-and-microcontrollers/arm-based-processors-and-microcontrollers/arm-based-processors-and-microcontrollers/arm-based-processors-and-microcontrollers/arm-based-processors-and-microcontrollers/arm-based-processors-and-microcontrollers/arm-based-processors-and-microcontrollers/arm-based-processors-and-microcontrollers/arm-based-processors-and-microcontrollers/arm-based-processors-and-microcontrollers/arm-based-processors-and-microcontrollers/arm-based-processors-dual-core-and-mi

Performance

Monitoring Unit

(PMU)

Writeback

stage

Media

buffer


IEEE FP

Data output

RegData

L1 Data

processor



(E.g., http://www.add.ece.ufl.edu/4924/docs/arm/ARM%20NEON%20Development.pdf).

28

23

24

25

26

27

- 24 -

Load/Store Permute

Data input

12-Entry Load Data Queue

RegData

L1 NEON Data L2 NEON Data

1	35. The Accused Instrumentality comprises a plurality of media processors (e.g.,				
2	ARM cortex-A9 multi-core processors), each processor providing at least one of the at least one				
3	result at the media processor input/output. (Supra ¶34).				
4					
5	Home » Embedded Boards » Embedded Modules » QSM-8Q60  English ▼  Search				
6					
7	QSM-8Q60				
	◆ Ultra compact 70mm x 70mm Qseven™ (2.0) form factor				
8	◆ 1.0GHz Freescale™ i.MX 6DualLite Cortex-A9 SoC				
9	◆ Wide operating temperature range from -20°C ~ 70°C				
10	<ul> <li>7 year longevity support</li> <li>Evaluation carrier board available</li> </ul>				
10	Evaluation carrier board available				
11	Overview				
12	VIA QSM-8Q60 Qseven™ Module				
13	The VIA QSM-8Q60 is an ARM-based Qseven™ form factor module powered by a 1.0GHz Freescale™ i.MX 6DualLite				
13	Cortex-A9 SoC that delivers high performance and rich multimedia features in an ultra-compact package for a				
14	wide range of embedded system applications such as industrial automation, transportation, medical and infotainment.				
15					
16	( <i>E.g.</i> ,https://web.archive.org/web/20150910060519/http://www.viaembedded.com/en/boards/mo				
17					
	<u>dules/qsm-8q60/</u> ).				
18					
19	Hardware				
20	The VIA QSM-8Q60 measures 70mm x 70mm and is fully compliant with the Qseven™ Rev. 2.0 embedded form factor standard adopted by the Standardization Group for Embedded Technologies e.V. (SGeT). Supporting a wide				
21	operating temperature of -20°C ~70°C, the VIA QSM-8Q60 is designed for optimum flexibility in the harshest				
	environments.				
22	Featuring an on-board Micro SD card slot, 4GB eMMC Flash memory and 2GB DDR3-10666 SDRAM, the module				
23	also offers rich I/O and display expansion options including 4 USB 2.0 ports, one HDMI port, one dual-channel 18/24-bit LVDS panel, 3 COM ports, Gigabit Ethernet, 2 CAN bus and PCIe x1.				
24					
25					
	(Id.).				
26					
27					
28					
	- 25 -				

Overview	Features		
The i.MX 6 series of applications processors combines	▶ CPU Complex		
scalable platforms with broad levels of integration and power-efficient processing capabilities particularly suited to multimedia applications. The i.MX6 DualLite processor features:  Enhanced capabilities of high-tier portable applications by fulfilling MIPS needs of operations systems and games  Multilevel memory system  Smart speed technology that enables the designer to deliver a feature-rich product, requiring levels of power far lower than industry expectations  Dynamic voltage and frequency scaling  Powerful graphics acceleration  Interface flexibility  Integrated power management throughout the device  Advanced hardware-enabled security  The i.MX 6DualLite is supported by companion NXP® power management ICs (PMIC) MMPF0100,	<ul> <li>Multimedia</li> <li>GPU 3D</li> <li>Vivante GC880</li> <li>35Mtri/s 266Mpxl/s Open GL ES 2.0</li> <li>GPU 2D(Vector Graphics)</li> <li>Emulated on GPU 3D</li> <li>GPU 2D(Composition)</li> <li>Vivante GC320</li> <li>600Mpxl/s, BLIT</li> <li>Video Decode</li> <li>1080p30 + D1</li> <li>Video Encode</li> <li>1080p30 H.264 BP/ Dual 720p encode</li> <li>Camera Interface</li> <li>Types: 1x 20-bit parallel, MIPI-CSI2 (2 lanes)</li> <li>Memory</li> </ul>		
<ul> <li>Powerful graphics acceleration</li> <li>Interface flexibility</li> <li>Integrated power management throughout the device</li> <li>Advanced hardware-enabled security</li> </ul>	<ul> <li>Video Encode</li> <li>1080p30 H.264 BP/ Dual 720p encode</li> <li>Camera Interface</li> <li>Types: 1x 20-bit parallel, MIPI-CSI2 (2 lanes)</li> </ul>		
MMPEU/00			
	Connectivity Display  and-microcontrollers/arm-based-processors-		
( <i>E.g.</i> , <a href="https://www.nxp.com/products/processors-and-mcus/i.mx-applications-processors/i.mx-6-pi3d-graphics-hd-video-arm-cortex-a9-core:i.MX6">https://www.nxp.com/products/processors-and-mcus/i.mx-applications-processors/i.mx-6-pi3d-graphics-hd-video-arm-cortex-a9-core:i.MX6</a>	Display  -and-microcontrollers/arm-based-processors- rocessors/i.mx-6duallite-processors-dual-core DL).		
( <i>E.g.</i> , <a href="https://www.nxp.com/products/processors-and-mcus/i.mx-applications-processors/i.mx-6-pi3d-graphics-hd-video-arm-cortex-a9-core:i.MX6">https://www.nxp.com/products/processors-and-mcus/i.mx-applications-processors/i.mx-6-pi3d-graphics-hd-video-arm-cortex-a9-core:i.MX6</a>	Display  -and-microcontrollers/arm-based-processors- rocessors/i.mx-6duallite-processors-dual-cor DL).		
( <i>E.g.</i> , <a href="https://www.nxp.com/products/processors-and-mcus/i.mx-applications-processors/i.mx-6-pi3d-graphics-hd-video-arm-cortex-a9-core:i.MX6">https://www.nxp.com/products/processors-and-mcus/i.mx-applications-processors/i.mx-6-pi3d-graphics-hd-video-arm-cortex-a9-core:i.MX6</a>	• Display  • and-microcontrollers/arm-based-processors- rocessors/i.mx-6duallite-processors-dual-cor DL).  a result of Defendant's infringing cond		
( <i>E.g.</i> , <a href="https://www.nxp.com/products/processors-and-mcus/i.mx-applications-processors/i.mx-6-products/nthe-processors/i.mx-6-products/processors/i.mx-6-products/processors/i.mx-6-products/processors/i.mx-6-products/processors/i.mx-6-products/processors/i.mx-6-products/processors/i.mx-6-products/processors/i.mx-6-products/processors/i.mx-6-products/processors/i.mx-6-products/processors/i.mx-6-products/processors/i.mx-6-products/processors/i.mx-6-products/processors/i.mx-6-products/processors/i.mx-6-pro&lt;/td&gt;&lt;td&gt;and-microcontrollers/arm-based-processors-rocessors/i.mx-6duallite-processors-dual-corp.  DL).  a result of Defendant's infringing conducts in an amount that adequately compensions.&lt;/td&gt;&lt;/tr&gt;&lt;tr&gt;&lt;td&gt;(&lt;i&gt;E.g.&lt;/i&gt;, &lt;a href=" https:="" i.mx-6-process<="" i.mx-6-processors="" i.mx-6-products="" i.mx-applications-processors="" processors="" processors-and-mcus="" products="" td="" www.nxp.com=""><td>Poisplay  Pand-microcontrollers/arm-based-processors-  Processors/i.mx-6duallite-processors-dual-cor  DL).  a result of Defendant's infringing concession an amount that adequately compense the '434 patent, <i>i.e.</i>, in an amount that by</td></a>	Poisplay  Pand-microcontrollers/arm-based-processors-  Processors/i.mx-6duallite-processors-dual-cor  DL).  a result of Defendant's infringing concession an amount that adequately compense the '434 patent, <i>i.e.</i> , in an amount that by		
( <i>E.g.</i> , <a href="https://www.nxp.com/products/processors-and-mcus/i.mx-applications-processors/i.mx-6-products/mx-applications-processors/i.mx-6-products/processors/i.mx-6-products/processors/i.mx-6-products/processors-and-mcus/i.mx-applications-processors/i.mx-6-products/processors-and-mcus/i.mx-applications-processors/i.mx-6-products/processors-and-mcus/i.mx-applications-processors/i.mx-6-products/processors-and-mcus/i.mx-applications-processors/i.mx-6-products/processors/i.mx-6-processors/&lt;/td&gt;&lt;td&gt;Poisplay  Pand-microcontrollers/arm-based-processors-  Processors/i.mx-6duallite-processors-dual-cor  PDL).  a result of Defendant's infringing concesses in an amount that adequately compenses the '434 patent, i.e., in an amount that by&lt;/td&gt;&lt;/tr&gt;&lt;tr&gt;&lt;td&gt;(&lt;i&gt;E.g.&lt;/i&gt;, &lt;a href=" https:="" i.mx-6-process<="" i.mx-6-processors="" i.mx-6-products="" i.mx-applications-processors="" processors="" processors-and-mcus="" products="" td="" www.nxp.com=""><td>and-microcontrollers/arm-based-processors-rocessors/i.mx-6duallite-processors-dual-corp.  DL).  a result of Defendant's infringing concession an amount that adequately compension the '434 patent, <i>i.e.</i>, in an amount that by the royalty for the use of the patented technological series of the patented technological series.</td></a>	and-microcontrollers/arm-based-processors-rocessors/i.mx-6duallite-processors-dual-corp.  DL).  a result of Defendant's infringing concession an amount that adequately compension the '434 patent, <i>i.e.</i> , in an amount that by the royalty for the use of the patented technological series of the patented technological series.		
(E.g., https://www.nxp.com/products/processors-and-mcus/i.mx-applications-processors/i.mx-6-products/processors/i.mx-6-products/i.mx-applications-processors/i.mx-6-products/processors/i.mx-6-products/processors/i.mx-6-products/processors/i.mx-6-products/processors/i.mx-6-products/processors/i.mx-6-products/processors/i.mx-6-products/processors/i.mx-6-products/processors/i.mx-6-products/processors/i.mx-6-processors/i.mx-6-processors/i.mx-6-products/processors/i.mx-6-processors	and-microcontrollers/arm-based-processors-rocessors/i.mx-6duallite-processors-dual-corp.  DL).  a result of Defendant's infringing concession an amount that adequately compension the '434 patent, <i>i.e.</i> , in an amount that by the royalty for the use of the patented technologout under 35 U.S.C. § 284.		
(E.g., https://www.nxp.com/products/processors-and-mcus/i.mx-applications-processors/i.mx-6-products/processors/i.mx-6-products/i.mx-applications-processors/i.mx-6-products/graphics-hd-video-arm-cortex-a9-core:i.MX6-and-c	eand-microcontrollers/arm-based-processors- rocessors/i.mx-6duallite-processors-dual-cor DL).  a result of Defendant's infringing conducts in an amount that adequately compense the '434 patent, <i>i.e.</i> , in an amount that by the royalty for the use of the patented technologout under 35 U.S.C. § 284.  Indant has had at least constructive notice of		
(E.g., https://www.nxp.com/products/processors-and-mcus/i.mx-applications-processors/i.mx-6-products/processors/i.mx-6-products/processors/i.mx-6-products/i.mx-applications-processors/i.mx-6-products/processors/i.mx-6-products/processors/i.mx-6-products/processors/i.mx-6-products/processors/i.mx-6-products/processors/i.mx-6-products/processors/i.mx-6-products/processors/i.mx-6-products/processors/i.mx-6-products/processors/i.mx-6-processors	eand-microcontrollers/arm-based-processors- rocessors/i.mx-6duallite-processors-dual-core DL).  a result of Defendant's infringing conducts in an amount that adequately compense the '434 patent, <i>i.e.</i> , in an amount that by the royalty for the use of the patented technologout under 35 U.S.C. § 284.  Indant has had at least constructive notice of		
(E.g., https://www.nxp.com/products/processors-and-mcus/i.mx-applications-processors/i.mx-6-products/processors/i.mx-6-products/i.mx-applications-processors/i.mx-6-products/i	eand-microcontrollers/arm-based-processors- rocessors/i.mx-6duallite-processors-dual-core DL).  a result of Defendant's infringing conducts in an amount that adequately compense the '434 patent, <i>i.e.</i> , in an amount that by the royalty for the use of the patented technologout under 35 U.S.C. § 284.  Indant has had at least constructive notice of		

1		IV. PRAYE	R FO	R RELIEF		
2	WHEREFORE, Plaintiff respectfully requests that the Court find in its favor and again					
3	Defendant, an	owing relief:				
<ul><li>4</li><li>5</li></ul>	a. Judgment that one or more claims of United States Patent No. 6,289,434					
6 7	h	Defendant;		or under the doctrine of equivalents, by		
9	b.	and pay to Plaintiff all damages to and costs Defendant's infringing activities and other				
<ul><li>10</li><li>11</li></ul>		conduct complained of herein damages not presented at trial;	n, and	an accounting of all infringements and		
<ul><li>12</li><li>13</li></ul>				at and post-judgment interest on the damages ctivities and other conduct complained of		
<ul><li>14</li><li>15</li></ul>						
<ul><li>16</li><li>17</li><li>18</li></ul>	d.	and proper under the circumstan		nd further relief as the Court may deem just		
19	June 24, 2019		Ву	/s/Steven A. Nielsen Steven A. Nielsen		
20	OF COUNSE	L:		100 Larkspur Landing Circle, Suite 216 Larkspur, CA 94939		
<ul><li>21</li><li>22</li></ul>	David R. Bennett (Application for Admission <i>Pro Hac Vice</i> to be filed) Direction IP Law P.O. Box 14184 Chicago, IL 60614-0184 (312) 291-1667			PHONE 415 272 8210 E-MAIL: Steve@NielsenPatents.com		
23				Attorneys for Plaintiff Altair Logix LLC		
<ul><li>24</li><li>25</li></ul>						
26	dbennett@dire	есиотр.сот				
27						
28		-	- 27 -			

1	JURY	DEM	AND		
2	Plaintiff, under Rule 38 of the Federal Rules of Civil Procedure, requests a trial by jury of				
3	any issues so triable by right.				
4					
5	L 24 2010	D	/-/C( A N' 1		
6	June 24, 2019	Ву	/s/Steven A. Nielsen Steven A. Nielsen		
7	OF COUNSEL:		100 Larkspur Landing Circle, Suite 216 Larkspur, CA 94939		
8	David R. Bennett		PHONE 415 272 8210 E-MAIL: Steve@NielsenPatents.com		
9	(Application for Admission <i>Pro Hac Vice</i> to be filed)		Attorneys for Plaintiff Altair Logix LLC		
10	Direction IP Law P.O. Box 14184		12000110		
11	Chicago, IL 60614-0184 (312) 291-1667				
12	dbennett@directionip.com				
13					
14					
15					
16					
17					
18					
19					
20					
21					
22					
23					
24					
25					
26					
27					
28		20			
		- 28 -			