STEVEN A. NIELSEN, CALIFORNIA STATE BAR NO. 133864		
(STEVE@NIELSENPATENTS.COM) 100 LARKSPUR LANDING CIRCLE, SUITE 216		
LARKSPUR, CA 94939-1743		
TELEPHONE:(415) 272-8210		
	company	
	. ,	
	DISTRICT COURT ICT OF CALIFORNIA	
	PATENT	
ALTAIR LOGIX LLC,		
Plaintiff,	Case No	
V.	ORIGINAL COMPLAINT FOR PATENT INFRINGEMENT	
RENESAS ELECTRONICS AMERICA INC.,	AGAINST RENESAS ELECTRONICS AMERICA INC.	
Defendant.	DEMAND FOR JURY TRIAL	
Plaintiff Altair Logix LLC files this Original Complaint for Patent Infringement against		
Renesas Electronics America Inc., and would respectfully show the Court as follows:		
I. <u>THE</u>	PARTIES	
1. Plaintiff Altair Logix LLC ("A	Altair Logix" or "Plaintiff") is a Texas limited	
	-	
	siness at 13922 Eldorado I kwy, Suite 300 #1313,	
Frisco, TX 75035.		
2. On information and belief, Defendant Renesas Electronics America Inc.		
("Defendant") is a corporation organized and existing under the laws of California, with a place		
of business at 1001 Murphy Ranch Rd, Milpitas, CA 95035.		
	1 -	
	(STEVE@NIELSENPATENTS.COM) 100 LARKSPUR LANDING CIRCLE, SUITE LARKSPUR, CA 94939-1743 TELEPHONE:(415) 272-8210  Attorneys for Plaintiff ALTAIR LOGIX LLC, a Texas limited liability  UNITED STATES NORTHERN DISTR  ALTAIR LOGIX LLC,  Plaintiff, v.  RENESAS ELECTRONICS AMERICA INC.,  Defendant.  Plaintiff Altair Logix LLC files this Or Renesas Electronics America Inc., and would re  I. THE  1. Plaintiff Altair Logix LLC ("A liability company with its principal place of bus Frisco, TX 75035.  2. On information and belief, ("Defendant") is a corporation organized and e of business at 1001 Murphy Ranch Rd, Milpitas	

ORIGINAL COMPLAINT FOR PATENT INFRINGEMENT
AGAINST RENESAS ELECTRONICS AMERICA INC. AND JURY DEMAND

# 

# 

# 

# 

# 

### 

### 

# 

### 

### 

#### 

### 

# 

# 

### 

### 

### 

# 

#### 

#### II. JURISDICTION AND VENUE

- 3. This action arises under the patent laws of the United States, Title 35 of the United States Code. This Court has subject matter jurisdiction of such action under 28 U.S.C. §§ 1331 and 1338(a).
- 4. On information and belief, Defendant is subject to this Court's specific and general personal jurisdiction, pursuant to due process and the California Long-Arm Statute, due at least to its business in this forum, including at least a portion of the infringements alleged herein. Furthermore, Defendant is subject to this Court's specific and general personal jurisdiction because Defendant is a California corporation and it has a place of business within this District.
- 5. Without limitation, on information and belief, within this State and this District, Defendant has used the patented inventions thereby committing, and continuing to commit, acts of patent infringement alleged herein. In addition, on information and belief, Defendant has derived revenues from its infringing acts occurring within California and the Northern District of California. Further, on information and belief, Defendant is subject to the Court's general jurisdiction, including from regularly doing or soliciting business, engaging in other persistent courses of conduct, and deriving substantial revenue from goods and services provided to persons or entities in California and the Northern District of California. Further, on information and belief, Defendant is subject to the Court's personal jurisdiction at least due to its sale of products and/or services within California and the Northern District of California. Defendant has committed such purposeful acts and/or transactions in California and the Northern District of California such that it reasonably should know and expect that it could be haled into this Court as a consequence of such activity.

- 6. Venue is proper in this district under 28 U.S.C. § 1400(b). On information and belief, Defendant is incorporated in California, and it has a place of business within this District. On information and belief, from and within this District Defendant has committed at least a portion of the infringements at issue in this case.
- 7. For these reasons, personal jurisdiction exists and venue is proper in this Court under 28 U.S.C. § 1400(b).

#### III. <u>COUNT I</u> (PATENT INFRINGEMENT OF UNITED STATES PATENT NO. 6,289,434)

- 8. Plaintiff incorporates the above paragraphs herein by reference.
- 9. On September 11, 2001, United States Patent No. 6,289,434 ("the '434 Patent") was duly and legally issued by the United States Patent and Trademark Office. The application leading to the '434 patent was filed on February 27, 1998. (Ex. A at cover).
- 10. The '434 Patent is titled "Apparatus and Method of Implementing Systems on Silicon Using Dynamic-Adaptive Run-Time Reconfigurable Circuits for Processing Multiple, Independent Data and Control Streams of Varying Rates." A true and correct copy of the '434 Patent is attached hereto as Exhibit A and incorporated herein by reference.
- 11. Plaintiff is the assignee of all right, title and interest in the '434 patent, including all rights to enforce and prosecute actions for infringement and to collect damages for all relevant times against infringers of the '434 Patent. Accordingly, Plaintiff possesses the exclusive right and standing to prosecute the present action for infringement of the '434 Patent by Defendant.
- 12. The invention in the '434 Patent relates to the field of runtime reconfigurable dynamic-adaptive digital circuits which can implement a myriad of digital processing functions related to systems control, digital signal processing, communications, image processing, speech and voice recognition or synthesis, three-dimensional graphics rendering, and video processing.

28

(Ex. A at col. 1:32-38). The object of the invention is to provide a new method and apparatus for implementing systems on silicon or other chip material which will enable the user a means for achieving the performance of fixed-function implementations at a lower cost. (*Id.* at col. 2:64 – col. 3:1).

- 13. The most common method of implementing various functions on an integrated circuit is by specifically designing the function or functions to be performed by placing on silicon an interconnected group of digital circuits in a non-modifiable manner (hard-wired or fixed function implementation). (Id. at col. 1:42-47). These circuits are designed to provide the fastest possible operation of the circuit in the least amount of silicon area. (*Id.* at col. 1:47-49). In general, these circuits are made up of an interconnection of various amounts of random-access memory and logic circuits. (Id. at col. 1:49-51). Complex systems on silicon are broken up into separate blocks and each block is designed separately to only perform the function that it was intended to do. (Id. at col. 1:51-54). Each block has to be individually tested and validated, and then the whole system has to be tested to make sure that the constituent parts work together. (Id. This process is becoming increasingly complex as we move into future at col. 1:54-56). generations of single-chip system implementations. (Id. at col. 1:57-59). Systems implemented in this way generally tend to be the highest performing systems since each block in the system has been individually tuned to provide the expected level of performance. (Id. at col. 1:59-62). This method of implementation may be the smallest (cheapest in terms of silicon area) method when compared to three other distinct ways of implementing such systems. (*Id.* at col. 1:62-65). Each of the other three have their problems and generally do not tend to be the most costeffective solution. (*Id.* at col. 1:65-67).
- 14. The first way is implemented in software using a microprocessor and associated computing system, which can be used to functionally implement any system. (*Id.* at col. 2:1-2).

However, such systems would not be able to deliver real-time performance in a cost-effective manner for the class of applications that was described above. (*Id.* at col. 2:3-5). Their use is best for modeling the subsequent hard-wired/fixed-function system before considerable design effort is put into the system design. (*Id.* at col. 2:5-8).

- 15. The second way of implementing such systems is by using an ordinary digital signal processor (DSP). (*Id.* at col. 2:9-10). This class of computing machines is useful for real-time processing of certain speech, audio, video and image processing problems and in certain control functions. (*Id.* at col. 2:10-13). However, they are not cost-effective when it comes to performing certain real time tasks which do not have a high degree of parallelism in them or tasks that require multiple parallel threads of operation such as three-dimensional graphics. (*Id.* at col. 2:13-17).
- 16. The third way of implementing such systems is by using field programmable gate arrays (FPGA). (*Id.* at col. 2:18-19). These devices are made up of a two-dimensional array of fine grained logic and storage elements which can be connected together in the field by downloading a configuration stream which essentially routes signals between these elements. (*Id.* at col. 2:19-23). This routing of the data is performed by pass-transistor logic. (*Id.* at col. 2:24-25). FPGAs are by far the most flexible of the three methods mentioned. (*Id.* at col. 2:25-26). The problem with trying to implement complex real-time systems with FPGAs is that although there is a greater flexibility for optimizing the silicon usage in such devices, the designer has to trade it off for increase in cost and decrease in performance. (*Id.* at col. 2:26-30). The performance may (in some cases) be increased considerably at a significant cost, but still would not match the performance of hard-wired fixed function devices. (*Id.* at col. 2:30-33).


- 17. These three ways do not reduce the cost or increase the performance over fixed-function systems. (*Id.* at col. 2:35-37). In terms of performance, fixed-function systems still outperform the three ways for the same cost. (*Id.* at col. 2:37-39).
- 18. The three systems can theoretically reduce cost by removing redundancy from the system. (*Id.* at col. 2:40-41). Redundancy is removed by re-using computational blocks and memory. (*Id.* at col. 2:41-42). The only problem is that these systems themselves are increasingly complex, and therefore, their computational density when compared with fixed-function devices is very high. (*Id.* at col. 2:42-45).
- 19. Most systems on silicon are built up of complex blocks of functions that have varying data bandwidth and computational requirements. (*Id.* at col. 2:46-48). As data and control information moves through the system, the processing bandwidth varies enormously. (*Id.* at col. 2:48-50). Regardless of the fact that the bandwidth varies, fixed-function systems have logic blocks that exhibit a "temporal redundancy" that can be exploited to drastically reduce the cost of the system. (*Id.* at col. 2:50-53). This is true, because in fixed function implementations all possible functional requirements of the necessary data processing must be implemented on the silicon regardless of the final application of the device or the nature of the data to be processed. (*Id.* at col. 2:53-57). Therefore, if a fixed function device must adaptively process data, then it must commit silicon resources to process all possible flavors of the data. (*Id.* at col. 2:58-60). Furthermore, state-variable storage in all fixed function systems are implemented using area inefficient storage elements such as latches and flip-flops. (*Id.* at col. 2:60-63).
- 20. The inventors therefore sought to provide a new apparatus for implementing systems on a chip that will enable the user to achieve performance of fixed-function implementation at a lower cost. (*Id.* at col. 2:64 col. 3:1). The lower cost is achieved by

removing redundancy from the system. (*Id.* at col. 3:1-2). The redundancy is removed by reusing groups of computational and storage elements in different configurations. (*Id.* at col. 3:2-4). The cost is further reduced by employing only static or dynamic ram as a means for holding the state of the system. (*Id.* at col. 3:4-6). This invention provides a way for effectively adapting the configuration of the circuit to varying input data and processing requirements. (*Id.* at col. 3:6-8). All of this reconfiguration can take place dynamically in run-time without any degradation of performance over fixed-function implementations. (*Id.* at col. 3:8-11).

- 21. The present invention is therefore an apparatus for adaptively dynamically reconfiguring groups of computations and storage elements in run-time to process multiple separate streams of data and control at varying rates. (*Id.* at col. 3:14-18). The '434 patent refers to the aggregate of the dynamically reconfigurable computational and storage elements as a "media processing unit."
- 22. The claimed apparatus has addressable memory for storing data and a plurality of instructions that can be provided through a plurality of inputs/outputs that is couple to the input/output of a plurality of media processing units. (*Id.* at col. 55:21-30). The media processing unit comprises a multiplier, an arithmetic unit, and arithmetic logic unit and a bit manipulation unit. (*Id.* at col. 55:31 col. 56:20). The '434 patent provides examples to explain each of the parts of the media processing unit. (*Id.* at col. 16:27-61 (multiplier and adder); *Id.* at col. 16:62 col. 17:1-9 (arithmetic logic unit); and *Id.* at col. 17:10 col. 17:43 (bit manipulation unit)). Each of the parts has a data input coupled to the media processing unit input/output, an instruction input coupled to the mediate processing unit input/output, and a data output coupled to the mediate processing unit input/output. (*Id.* at col. 55:31 col. 56:20). Furthermore, the arithmetic logic unit must be capable of operating concurrently with either the multiplier or arithmetic unit. (*Id.* at col. 56:6-12). And the bit manipulation unit must be capable

of operating concurrently with the arithmetic logic unit and at least either the multiplier or the arithmetic unit. (*Id.* at col. 56:13-20). Each of the plurality of media processing units must be capable of performing an operating simultaneously with the performance of other operations by other media processing units. (*Id.* at col. 56:21-24). An operation comprises the media processing unit receiving an instruction and data from memory, processing the data responsive to the instruction to produce a result, and providing the result to the media processor input/output. (*Id.* at col. 56:26-33).

23. An exemplary block diagram of the claimed systems is shown in Figure 3 of the '434 patent:



(*Id.* at Fig. 3). Exemplary architecture and coding for the apparatus is disclosed in the '599 patent. (*E.g.*, *Id.* at col. 16:15 - col. 52:20; Figs. 9 - 106).

- 24. As further demonstrated by the prosecution history of the '434 patent, the claimed invention in the '434 patent was unconventional. Claim 1 of the '434 patent was an originally filed claim that issued without any amendment. There was no rejection in the prosecution history contending that claim 1 was anticipated by any prior art.
- 25. A key element behind the invention is one of reconfigurability and reusability. (*Id.* at col. 13:26-27). Each apparatus is therefore made up of very high-speed core elements that on a pipelined basis can be configured to form a more complex function. (*Id.* at col. 13:27-30). This leads to a lower gate count, thereby giving a smaller die size and ultimately a lower cost. (*Id.* at col. 13:30-31). Since the apparatuses are virtually identical to each other, writing software becomes very easy. (*Id.* at col. 13:32-33). The RISC-like nature of each of the media processing units also allows for a consistent hardware platform for simple operating system and driver development. (*Id.* at col. 13:33-36). Any one of the media processing units can take on a supervisory role and act as a central controller if necessary. (*Id.* at col. 13:36-37). This can be very useful in set top applications where a controlling CPU may not be necessary, further reducing system cost. (*Id.* at col. 13:37-40). The claimed apparatus is therefore an unconventional way of implementing processors that can achieve the performance of fixed-function implementations at a lower cost. (*Id.* at col. 2:64 col. 3:11).
- Direct Infringement. Upon information and belief, Defendant has been directly infringing claims of the '434 patent in California and the Northern District of California, and elsewhere in the United States, by making, using, selling, and/or offering for sale an apparatus for processing data for media processing that satisfies each and every limitation of at least claim 1, including without limitation the EMMA EV2 multimedia processor ("Accused")


1	Instrumentality"). (E.g.,
2	https://www.renesas.com/us/en/doc/DocumentServer/030/r19ds0010ej1200_ds.pdf).
3	27. The Accused Instrumentality comprises an addressable memory (e.g., memory
4	system of the Accused Instrumentality) for storing the data, and a plurality of instructions, and
5	
6	having a plurality of input/outputs, each said input/output for providing and receiving at least one
7	selected from the data and the instructions. As shown below, the Accused Instrumentality
8	comprises a memory system which is coupled to multiple ARM processors through multiple
9	internal inputs/outputs. The memory system provides instructions and stored data for processing
10	and receives processed data.
11	
12	RENESAS  Specifications in this document are subject to change.
13	Specifications in this document are subject to change.
14	EMMA Mobile EV2 Data Sheet R19DS0010EJ1200
14	Rev.12.00 Multimedia Processor for Mobile Applications Jun 22, 2012
15	DESCRIPTION
16	EMMA MobileTM EV2 (EM/EV2) is an application processor for mobile multimedia handset devices. EM/EV2
17	utilizes two ARM® Cortex-A9 cores with two Neon extensions, an integrated audio video engine (AV engine), and a 3D graphics block to enable high-class processing in a range of applications. The processor contains a wide variety of
18	interfaces for cameras, displays, mass storage devices, memory devices, and many other peripherals.  EM/EV2 achieves high-performance multimedia processing of up to HD-level decoding by means of hardware
19	acceleration, while consuming minimal power
20	(E.g., https://www.renesas.com/us/en/doc/DocumentServer/030/r19ds0010ej1200_ds.pdf).
21	
22	
23	
24	
25	
26	
27	
28	

1	FEATURES
2	CPU: ARM Cortex-A9 (Frequency: 533 MHz, I-cache: 32 KB, D-cache: 32 KB, L2 cache: 256KB)
3	AV engine: High-performance multimedia processor     Video:
4	Decoder: Multi decoder (H.264, VC-1, MPEG 1/2, H.263, MPEG-4: up to 1080p 30fps), other decoders/encoders may be implemented by software using CPU resources
5	<ul> <li>Audio:</li> <li>Decoder: MPEG-4 HE-AAC decoder, enhanced aacPlus decoder</li> </ul>
	3D Graphics accelerator (A3D)     3D: 14.7 Mpix/sec
6	Supporting Open-GL-ES2.0, OpenGL-ES1.x
7	<ul> <li>Image processor: Resizing, rotating, image composing with alpha blending and key color masking</li> <li>Image composer: Image composing with alpha blending and key color masking, gamma correction</li> </ul>
8	- Direct connection to LCD interface
	<ul> <li>Security functions: Secure boot function, secure timer, secure watchdog timer, secure DMA</li> <li>Internal memories: SRAM: 128 KB, ROM: 64 KB</li> </ul>
9	DMA controller: 8 channels
10	<ul> <li>Timers: Interval timers and watchdog timers: 15 channels</li> <li>DRAM interface:</li> </ul>
11	<ul> <li>LPDDR-SDRAM interface: Max 200 MHz DDR (DDR400), 32 bits, up to 1.6 GB/s</li> </ul>
11	<ul> <li>DDR2-SDRAM interface: Max 266 MHz DDR (DDR533), 32 bits, up to 2.1 GB/s</li> <li>NOR-Flash interface: 16-bit data bus</li> </ul>
12	Peripheral interfaces:  Note:  N
13	<ul> <li>Memory card interface: SD card (with CPRM Note) × 1, SDIO × 3, CF card interface (Note: Option)</li> <li>Image interfaces:</li> </ul>
1.4	<ul> <li>LCD interface → Parallel interface</li> </ul>
14	<ul> <li>• ITU-R BT.656 interface</li> <li>• Camera interface → Parallel interface</li> </ul>
15	- Other serial interfaces:
16	<ul> <li>USB 2.0 host × 1 and peripheral × 1 (with PHY)</li> <li>UART × 4</li> </ul>
10	• 12C × 2
17	• Unified serial interface × 6 (SPI, I2S)
18	( <i>Id.</i> ).
19	
20	28. The Accused Instrumentality comprises a plurality of media processing units
21	(e.g., multiple ARM cortex-A9 processors), each media processing unit having an input/output
22	coupled to at least one of the addressable memory input/outputs. As shown below, the Accused
23	Instrumentality comprises multiple ARM cortex-A9 processors, each processor comprises a
24	NEON media coprocessor and acts as a media processing unit. The ARM processors are coupled
25	to the memory system. The processors receive instructions and data from the memory system by
26	multiple internal inputs and provide processed data to the memory system by multiple internal
27	outputs.
28	- 11 -
	ODICINAL COMPLANT FOR RATEUT MEDINGENERAL

EMM	A Mobile EV2 Data Sheet	is document are subject to change R19DS0010EJ120
Multim	edia Processor for Mobile Applications	Rev.12.0 Jun 22, 201
DESCR	IPTION	ARM
utiliz 3D g interi	A MobileTM EV2 (EM/EV2) is an application processor for mobile multi- es two ARM® Cortex-A9 cores with two Neon extensions, an integrated a raphics block to enable high-class processing in a range of applications. The faces for cameras, displays, mass storage devices, memory devices, and mage EV2 achieves high-performance multimedia processing of up to HD-level of	audio video engine (AV engine), and a ne processor contains a wide variety o any other peripherals.
	eration, while consuming minimal power	account by means of materiale
<i>Id</i> .).		
FEATURES		
• CPU:	ARM Cortex-A9 (Frequency: 533 MHz, I-cache: 32 KB, D-cache: 32 KB, L2 cache: 32 KB, L2 cach	che: 256KB)
	gine: High-performance multimedia processor	
- Vid • □	Decoder: Multi decoder (H.264, VC-1, MPEG 1/2, H.263, MPEG-4: up to 108	
- Aud	other decoders/encoders may be implemented by software using CPU r lio:	resources
	becoder: MPEG-4 HE-AAC decoder, enhanced aacPlus decoder	
	aphics accelerator (A3D)	
	14.7 Mpix/sec porting Open-GL-ES2.0, OpenGL-ES1.x	
-	processor: Resizing, rotating, image composing with alpha blending and key col	or masking
_	composer: Image composing with alpha blending and key color masking, gamma	
	ect connection to LCD interface	244
	ty functions: Secure boot function, secure timer, secure watchdog timer, secure E il memories: SRAM: 128 KB, ROM: 64 KB	JIVIA
	controller: 8 channels	
• Timers	: Interval timers and watchdog timers: 15 channels	
	I interface:	
	DDR-SDRAM interface: Max 200 MHz DDR (DDR400), 32 bits, up to 1.6 GB/s	5
	Flash interface: 16-bit data bus	
	eral interfaces:	
	mory card interface: SD card (with CPRM $^{\text{Note}}$ ) × 1, SDIO × 3, CF card interface	(Note : Option)
	ge interfaces: CD interface → Parallel interface	
	ΓU-R BT.656 interface	
	amera interface → Parallel interface	
	er serial interfaces:	
	ISB 2.0 host × 1 and peripheral × 1 (with PHY)  IART × 4	
	2C × 2	
	Inified serial interface × 6 (SPI, I2S)	


EMMA Mobile EV2 Data Sheet

BLOCK DIAGRAM



(*Id.*).

- 13 -



(*E.g.*, http://infocenter.arm.com/help/topic/com.arm.doc.ddi0388f/DDI0388F\_cortex\_a9\_r2p2\_tr\_m.pdf).


29. The Accused Instrumentality comprises media processors with each processor comprising a multiplier (*e.g.*, an Integer MUL or FP MUL) having a data input coupled to the media processing unit input/output, an instruction input coupled to the media processing unit input/output, and a data output coupled to the media processing unit input/output. As shown below, the Accused Instrumentality comprises multiple ARM cortex-A9 processors, each processor comprises a NEON media coprocessor and acts as a media processing unit. NEON media coprocessor comprises a multiplier which is coupled to the inputs/outputs of the processor. Upon information and belief, the multiplier comprises a data input, an instruction input, and a data output coupled to the input/output of the processor.

1	FEATURES
2	<ul> <li>CPU: ARM Cortex-A9 (Frequency: 533 MHz, I-cache: 32 KB, D-cache: 32 KB, L2 cache: 256KB)</li> <li>AV engine: High-performance multimedia processor</li> </ul>
3	- Video:
4	<ul> <li>Decoder: Multi decoder (H.264, VC-1, MPEG 1/2, H.263, MPEG-4: up to 1080p 30fps), other decoders/encoders may be implemented by software using CPU resources</li> </ul>
5	<ul> <li>Audio:         <ul> <li>Decoder: MPEG-4 HE-AAC decoder, enhanced aacPlus decoder</li> </ul> </li> <li>3D Graphics accelerator (A3D)</li> </ul>
6	- 3D: 14.7 Mpix/sec Supporting Open-GL-ES2.0, OpenGL-ES1.x
7	<ul> <li>Image processor: Resizing, rotating, image composing with alpha blending and key color masking</li> <li>Image composer: Image composing with alpha blending and key color masking, gamma correction</li> </ul>
8	<ul> <li>Direct connection to LCD interface</li> <li>Security functions: Secure boot function, secure timer, secure watchdog timer, secure DMA</li> </ul>
9	<ul> <li>Internal memories: SRAM: 128 KB, ROM: 64 KB</li> <li>DMA controller: 8 channels</li> </ul>
10	<ul> <li>Timers: Interval timers and watchdog timers: 15 channels</li> <li>DRAM interface:</li> </ul>
11	<ul> <li>LPDDR-SDRAM interface: Max 200 MHz DDR (DDR400), 32 bits, up to 1.6 GB/s</li> <li>DDR2-SDRAM interface: Max 266 MHz DDR (DDR533), 32 bits, up to 2.1 GB/s</li> </ul>
12	NOR-Flash interface: 16-bit data bus
13	<ul> <li>Peripheral interfaces:</li> <li>Memory card interface: SD card (with CPRM Note) × 1, SDIO × 3, CF card interface (Note: Option)</li> <li>Image interfaces:</li> </ul>
14	<ul> <li>LCD interface → Parallel interface</li> <li>ITU-R BT.656 interface</li> </ul>
15	<ul> <li>Camera interface → Parallel interface</li> <li>Other serial interfaces:</li> </ul>
16	<ul> <li>USB 2.0 host × 1 and peripheral × 1 (with PHY)</li> <li>UART × 4</li> </ul>
17	<ul> <li>I2C × 2</li> <li>Unified serial interface × 6 (SPI, I2S)</li> </ul>
18	(E.g., id.).
19	(2.3., 14.).
20	
21	
22	
23	
24	
25	
26	
27	
28	
	- 15 -

EMMA Mobile EV2 Data Sheet

Elviivi/ ( iviobile E v E Bata Office

#### **BLOCK DIAGRAM**



(Id.).

- 16 -

Register

rename stage

Virtual to

physical

**Branches** 

Branch prediction

Dynamic branch

prediction

Return stack

**Dual instruction** 

decode stage

Predictions

Instruction prefetch stage

Instructions

Instruction

queue

Instruction

cache

Instruction

fetch

egister pool

Cortex-A9 processor

Dispatch

stages

Instruction

queue and

dispatch

Out of order

multi-issue

with speculation

Load store

unit

**Program Trace** 

Macrocell (PTM)

interface

ALU/MUL

ALU

FPU or NEON

Load/store address generation unit

Translation

lookaside

buffer

Memory system

Memory

management

unit

Preload

Engine (optional)

Performance

Monitoring Unit

(PMU)

Writeback

stage

Media

processor

 $(\textit{e.g.}, \underline{\texttt{http://infocenter.arm.com/help/topic/com.arm.doc.ddi} 0388f/DDI0388F \ \ cortex \ \ a9 \ \ r2p2 \ \ tr$ 

m.pdf).

#### Background

The NEON subsystem is an advanced SIMD (Single Instruction, Multiple Data) processing unit. This means that it can apply a single type of instruction to many pieces of data at one time in parallel. This is extremely helpful when it comes to media processing such as audio/video filters and codecs.

The NEON system is NOT the floating point unit of the ARM processor. There is separate FPU known as the VFP system. They use the same register space but this is taken care of by the compiler/kernel. There are a few differences between the NEON and VFP systems such as: NEON does not support double-precision floating point numbers, NEON only works on vectors and does not support advanced operations such as square root and divide.

(e.g., http://www.add.ece.ufl.edu/4924/docs/arm/ARM%20NEON%20Development.pdf).

2526

18

19

20


21

22

23


24

2728




(E.g., http://www.add.ece.ufl.edu/4924/docs/arm/ARM%20NEON%20Development.pdf).

30. The Accused Instrumentality comprises media processors with each processor comprising an arithmetic unit (*e.g.*, an FP ADD) having a data input coupled to the media processing unit input/output, an instruction input coupled to the media processing unit input/output, and a data output coupled to the media processing unit input/output. As shown below, the Accused Instrumentality comprises multiple ARM cortex-A9 processor, each processor comprises a NEON media coprocessor and acts as a media processing unit. NEON media coprocessor comprises an arithmetic unit which is coupled to the inputs/outputs of the processor. Upon information and belief, the arithmetic unit comprises a data input, an instruction input, and a data output coupled to the input/output of the processor.



(E.g., http://www.add.ece.ufl.edu/4924/docs/arm/ARM%20NEON%20Development.pdf).

31. The Accused Instrumentality comprises media processors with each processor comprising an arithmetic logic unit (*e.g.*, an ALU) having a data input coupled to the media processing unit input/output, an instruction input coupled to the media processing unit input/output, and a data output coupled to the media processing unit input/output, capable of operating concurrently with at least one selected from the multiplier (*e.g.*, an Integer MUL or FP MUL) and arithmetic unit (*e.g.*, a FP ADD). As shown below, the Accused Instrumentality comprises multiple ARM cortex-A9 processor, each processor comprises a NEON media coprocessor and acts as a media processing unit. NEON media coprocessor comprises an arithmetic logical unit which is coupled to the inputs/outputs of the processor. Upon information and belief, the arithmetic logical unit comprises a data input, an instruction input, and a data output coupled to the input/output of the processor. Upon information and belief, the arithmetic logical unit (*e.g.*, the Integer ALU) is capable of operating concurrently with at least one selected from the multiplier (*e.g.*, the Integer MUL or FP MUL) and arithmetic unit (*e.g.*, the FP ADD).



(*E.g.*, <a href="http://www.add.ece.ufl.edu/4924/docs/arm/ARM%20NEON%20Development.pdf">http://www.add.ece.ufl.edu/4924/docs/arm/ARM%20NEON%20Development.pdf</a>).

32. The Accused Instrumentality comprises media processors with each processor comprising a bit manipulation unit (*e.g.*, an Integer Shift unit) having a data input coupled to the media processing unit input/output, an instruction input coupled to the media processing unit input/output, and a data output coupled to the media processing unit input/output, capable of operating concurrently with the arithmetic logic unit (*e.g.*, an Integer ALU) and at least one selected from the multiplier (*e.g.*, an Integer MUL or FP MUL) and arithmetic unit (*e.g.*, a FP ADD). As shown below, the Accused Instrumentality comprises multiple ARM cortex-A9 processors, each processor comprising a NEON media coprocessor that acts as a media processing unit. The NEON media coprocessor comprises an integer shift unit (*i.e.*, bit manipulation unit) which is coupled to the inputs/outputs of the processor. Upon information and belief, the integer shift unit (*i.e.*, bit manipulation unit) comprises a data input, an instruction input, and a data output coupled to the input/output of the processor. Upon information and belief, the integer shift unit (*i.e.*, bit manipulation unit) is capable of operating concurrently with

1

(e.g., the Integer MUL or FP MUL) and arithmetic unit (e.g., the FP ADD).

3

567

89

1011

1213

14

15

16

1718

19

20

21

22

23

2425

26

28

27

Integer ALU NEON Score Decode Instruction board Integer MUL Integer Shift Instruction input FP MUL FP ADD Data input IEEE FP RegData RegData Load/Store Permute L1 NEON Data\_ L2 NEON Data L1 Data Data output

the arithmetic logic unit (e.g., the Integer ALU) and at least one selected from the multiplier

(E.g., http://www.add.ece.ufl.edu/4924/docs/arm/ARM%20NEON%20Development.pdf).

33. The Accused Instrumentality comprises a plurality of media processors (*e.g.*, ARM cortex-A9 processors) for performing at least one operation, simultaneously with the performance of other operations by other media processing units (*e.g.*, another ARM cortex-A9 processor on the same chip).


- 21 -

FEA	TURES
•	CPU: ARM Cortex-A9 (Frequency: 533 MHz, I-cache: 32 KB, D-cache: 32 KB, L2 cache: 256KB)
•	AV engine: High-performance multimedia processor
	- Video:
	<ul> <li>Decoder: Multi decoder (H.264, VC-1, MPEG 1/2, H.263, MPEG-4: up to 1080p 30fps),</li> <li>other decoders/encoders may be implemented by software using CPU resources</li> </ul>
	- Audio:
	Decoder: MPEG-4 HE-AAC decoder, enhanced aacPlus decoder
•	3D Graphics accelerator (A3D)
	- 3D: 14.7 Mpix/sec
	Supporting Open-GL-ES2.0, OpenGL-ES1.x
•	Image processor: Resizing, rotating, image composing with alpha blending and key color masking
•	Image composer: Image composing with alpha blending and key color masking, gamma correction  - Direct connection to LCD interface
	Security functions: Secure boot function, secure timer, secure watchdog timer, secure DMA
•	Internal memories: SRAM: 128 KB, ROM: 64 KB
•	DMA controller: 8 channels
•	Timers: Interval timers and watchdog timers: 15 channels
•	DRAM interface:
	- LPDDR-SDRAM interface: Max 200 MHz DDR (DDR400), 32 bits, up to 1.6 GB/s
	- DDR2-SDRAM interface: Max 266 MHz DDR (DDR533), 32 bits, up to 2.1 GB/s NOR-Flash interface: 16-bit data bus
	Peripheral interfaces:
	- Memory card interface: SD card (with CPRM Note) × 1, SDIO × 3, CF card interface (Note: Option)
	- Image interfaces:
	<ul> <li>LCD interface → Parallel interface</li> </ul>
	• ITU-R BT.656 interface
	• Camera interface → Parallel interface
	<ul> <li>Other serial interfaces:</li> <li>USB 2.0 host × 1 and peripheral × 1 (with PHY)</li> </ul>
	• UART × 4
	• I2C × 2
	• Unified serial interface × 6 (SPI, I2S)
ackg	ttps://www.renesas.com/us/en/doc/DocumentServer/030/r19ds0010ej1200_ds.pdf).  ground EON subsystem is an advanced SIMD (Single Instruction, Multiple Data) processing unit. This
means	that it can apply a single type of instruction to many pieces of data at one time in parallel. This is
xtren	nely helpful when it comes to media processing such as audio/video filters and codecs.
he Ni	ON system is NOT the floating point unit of the ARM processor. There is separate FPU known as
ne VF	P system. They use the same register space but this is taken care of by the compiler/kernel.
here	are a few differences between the NEON and VFP systems such as: NEON does not support
	e-precision floating point numbers, NEON only works on vectors and does not support advanced
perat	ions such as square root and divide.
E.g., <u>l</u>	http://www.add.ece.ufl.edu/4924/docs/arm/ARM%20NEON%20Development.pdf).
	- 22 -

34. The Accused Instrumentality comprises a plurality of media processors (*e.g.*, ARM cortex-A9 processors), each processor receiving at the media processor input/output an instruction and data from the memory, and processing the data responsive to the instruction received to produce at least one result. As shown below, each ARM cortex-A9 processor comprises a NEON media coprocessor which receives instructions and data from memory and processes the data responsive to the instruction received in order to produce a result.


#### EMMA Mobile EV2 Data Sheet

#### **BLOCK DIAGRAM**




(E.g., <a href="https://www.renesas.com/us/en/doc/DocumentServer/030/r19ds0010ej1200\_ds.pdf">https://www.renesas.com/us/en/doc/DocumentServer/030/r19ds0010ej1200\_ds.pdf</a>).

- 23 -



(e.g., http://infocenter.arm.com/help/topic/com.arm.doc.ddi0388f/DDI0388F cortex a9 r2p2 tr




(E.g., http://www.add.ece.ufl.edu/4924/docs/arm/ARM%20NEON%20Development.pdf).

35. The Accused Instrumentality comprises a plurality of media processors (*e.g.*, ARM cortex-A9 processors), each processor providing at least one of the at least one result at the media processor input/output. (*Supra* ¶34).


EMMA Mobile EV2 Data Sheet

#### **BLOCK DIAGRAM**




 $(\textit{E.g.}, \underline{\text{https://www.renesas.com/us/en/doc/DocumentServer/030/r19ds0010ej1200\_ds.pdf}).$ 

- 25 -



(http://infocenter.arm.com/help/topic/com.arm.doc.ddi0388f/DDI0388F\_cortex\_a9\_r2p2\_trm.pd



(http://www.add.ece.ufl.edu/4924/docs/arm/ARM%20NEON%20Development.pdf).

- 26 -

- 36. Plaintiff has been damaged as a result of Defendant's infringing conduct. Defendant is thus liable to Plaintiff for damages in an amount that adequately compensates Plaintiff for such Defendant's infringement of the '434 patent, *i.e.*, in an amount that by law cannot be less than would constitute a reasonable royalty for the use of the patented technology, together with interest and costs as fixed by this Court under 35 U.S.C. § 284.
- 37. On information and belief, Defendant has had at least constructive notice of the '434 patent by operation of law, and there are no marking requirements that have not been complied with.

#### IV. PRAYER FOR RELIEF

WHEREFORE, Plaintiff respectfully requests that the Court find in its favor and against Defendant, and that the Court grant Plaintiff the following relief:

- a. Judgment that one or more claims of United States Patent No. 6,289,434 have been infringed, either literally and/or under the doctrine of equivalents, by Defendant;
- b. Judgment that Defendant account for and pay to Plaintiff all damages to and costs incurred by Plaintiff because of Defendant's infringing activities and other conduct complained of herein, and an accounting of all infringements and damages not presented at trial;
- That Plaintiff be granted pre-judgment and post-judgment interest on the damages caused by Defendant's infringing activities and other conduct complained of herein;
- d. That Plaintiff be granted such other and further relief as the Court may deem just and proper under the circumstances.

July 30, 2019	By	/s/Steven A. Nielsen
		Steven A. Nielsen Nielsen Patents
		100 Larkspur Landing Circle, Suite 216
David R. Bennett		Larkspur, CA 94939 PHONE 415 272 8210
(Application for Admission <i>Pro Hac Vice</i> to be filed)		E-MAIL: Steve@NielsenPatents.com
Direction IP Law P.O. Box 14184		Attorneys for Plaintiff Altair Logix LLC
Chicago, IL 60614-0184		
(312) 291-1667 dbennett@directionip.com		
	- 28 -	

ORIGINAL COMPLAINT FOR PATENT INFRINGEMENT
AGAINST RENESAS ELECTRONICS AMERICA INC. AND JURY DEMAND

1	JURY DEMAND			
2	Plaintiff, under Rule 38 of the Federal Rules of Civil Procedure, requests a trial by jury of			
3 4 5	any issues so triable by right.			
5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27	July 30, 2019  David R. Bennett (Application for Admission <i>Pro Hac Vice</i> to be filed) Direction IP Law P.O. Box 14184 Chicago, IL 60614-0184 (312) 291-1667 dbennett@directionip.com	Steven A. Nielsen Nielsen Patents 100 Larkspur Landing Circle, Suite 216 Larkspur, CA 94939 PHONE 415 272 8210 E-MAIL: Steve@NielsenPatents.com Attorneys for Plaintiff Altair Logix LLC		
	1			