

1 Ryan E. Hatch
2 Law Office of Ryan E. Hatch, P.C.
3 13323 Washington Blvd., Suite 100
4 Los Angeles, CA 90066
5 ryan@ryanehatch.com
6 Phone: 310-279-5076

7 Attorneys for Plaintiff
8 ALTAIR LOGIX LLC, a Texas limited liability company

9 **UNITED STATES DISTRICT COURT**
10 **CENTRAL DISTRICT OF CALIFORNIA**

11 **ALTAIR LOGIX LLC,**
12
13 Plaintiff,
14 v.
15 **GLORY STAR USA,**
16 Defendant.

PATENT

Case No. 2:19-cv-06487

**AMENDED COMPLAINT FOR
PATENT INFRINGEMENT
AGAINST GLORY STAR USA**

DEMAND FOR JURY TRIAL

17 Plaintiff Altair Logix LLC files this Amended Complaint for Patent
18 Infringement against Glory Star USA pursuant to Rule 15(a)(1)(A), Fed.R.Civ.P.,
19 and would respectfully show the Court as follows:

20
21 **I. THE PARTIES**

22 1. Plaintiff Altair Logix LLC (“Altair Logix” or “Plaintiff”) is a Texas
23 limited liability company with its principal place of business at 15922 Eldorado
24 Pkwy, Suite 500 #1513, Frisco, TX 75035.

25 2. On information and belief, Defendant Glory Star USA (“Defendant”)
26 has a place of business at 4401 Santa Anita Ave #208 EI Monte, CA 91731.
27
28

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

II. JURISDICTION AND VENUE

3. This action arises under the patent laws of the United States, Title 35 of the United States Code. This Court has subject matter jurisdiction of such action under 28 U.S.C. §§ 1331 and 1338(a).

4. On information and belief, Defendant is subject to this Court’s specific and general personal jurisdiction, pursuant to due process and the California Long-Arm Statute, due at least to its business in this forum, including at least a portion of the infringements alleged herein. Furthermore, Defendant is subject to this Court’s specific and general personal jurisdiction because Defendant is a California limited liability company and it has a place of business within this District.

5. Without limitation, on information and belief, within this State and this District, Defendant has used the patented inventions thereby committing, and continuing to commit, acts of patent infringement alleged herein. In addition, on information and belief, Defendant has derived revenues from its infringing acts occurring within California and this District. Further, on information and belief, Defendant is subject to the Court’s general jurisdiction, including from regularly doing or soliciting business, engaging in other persistent courses of conduct, and deriving substantial revenue from goods and services provided to persons or entities in California and this District. Further, on information and belief, Defendant is subject to the Court’s personal jurisdiction at least due to its sale of

1 products and/or services within California and this District. Defendant has
2 committed such purposeful acts and/or transactions in California and this District
3 such that it reasonably should know and expect that it could be haled into this
4 Court as a consequence of such activity.
5

6 6. Venue is proper in this district under 28 U.S.C. § 1400(b). On
7 information and belief, Defendant is incorporated in California, and it has a place
8 of business within this District. On information and belief, from and within this
9 District Defendant has committed at least a portion of the infringements at issue in
10 this case.
11

12 7. For these reasons, personal jurisdiction exists and venue is proper in
13 this Court under 28 U.S.C. § 1400(b).
14

15
16 **III. COUNT I**
17 **(PATENT INFRINGEMENT OF UNITED STATES PATENT NO. 6,289,434)**

18 8. Plaintiff incorporates the above paragraphs herein by reference.

19 9. On September 11, 2001, United States Patent No. 6,289,434 (“the
20 ‘434 Patent”) was duly and legally issued by the United States Patent and
21 Trademark Office. The application leading to the ‘434 patent was filed on
22 February 27, 1998. (Ex. A at cover).
23

24 10. The ‘434 Patent is titled “Apparatus and Method of Implementing
25 Systems on Silicon Using Dynamic-Adaptive Run-Time Reconfigurable Circuits
26 for Processing Multiple, Independent Data and Control Streams of Varying Rates.”
27
28

1 A true and correct copy of the '434 Patent is attached hereto as Exhibit A and
2 incorporated herein by reference.

3
4 11. Plaintiff is the assignee of all right, title and interest in the '434 patent,
5 including all rights to enforce and prosecute actions for infringement and to collect
6 damages for all relevant times against infringers of the '434 Patent. Accordingly,
7 Plaintiff possesses the exclusive right and standing to prosecute the present action
8 for infringement of the '434 Patent by Defendant.
9

10 12. The invention in the '434 Patent relates to the field of runtime
11 reconfigurable dynamic-adaptive digital circuits which can implement a myriad of
12 digital processing functions related to systems control, digital signal processing,
13 communications, image processing, speech and voice recognition or synthesis,
14 three-dimensional graphics rendering, and video processing. (Ex. A at col. 1:32-
15 38). The object of the invention is to provide a new method and apparatus for
16 implementing systems on silicon or other chip material which will enable the user
17 a means for achieving the performance of fixed-function implementations at a
18 lower cost. (*Id.* at col. 2:64 – col. 3:1).
19
20
21

22 13. The most common method of implementing various functions on an
23 integrated circuit is by specifically designing the function or functions to be
24 performed by placing on silicon an interconnected group of digital circuits in a
25 non-modifiable manner (hard-wired or fixed function implementation). (*Id.* at col.
26 1:42-47). These circuits are designed to provide the fastest possible operation of
27
28

1 the circuit in the least amount of silicon area. (*Id.* at col. 1:47-49). In general, these
2 circuits are made up of an interconnection of various amounts of random-access
3 memory and logic circuits. (*Id.* at col. 1:49-51). Complex systems on silicon are
4 broken up into separate blocks and each block is designed separately to only
5 perform the function that it was intended to do. (*Id.* at col. 1:51-54). Each block
6 has to be individually tested and validated, and then the whole system has to be
7 tested to make sure that the constituent parts work together. (*Id.* at col. 1:54-56).
8 This process is becoming increasingly complex as we move into future generations
9 of single-chip system implementations. (*Id.* at col. 1:57-59). Systems
10 implemented in this way generally tend to be the highest performing systems since
11 each block in the system has been individually tuned to provide the expected level
12 of performance. (*Id.* at col. 1:59-62). This method of implementation may be the
13 smallest (cheapest in terms of silicon area) method when compared to three other
14 distinct ways of implementing such systems. (*Id.* at col. 1:62-65). Each of the
15 other three have their problems and generally do not tend to be the most cost-
16 effective solution. (*Id.* at col. 1:65-67).

17
18
19
20
21
22 14. The first way is implemented in software using a microprocessor and
23 associated computing system, which can be used to functionally implement any
24 system. (*Id.* at col. 2:1-2). However, such systems would not be able to deliver
25 real-time performance in a cost-effective manner for the class of applications that
26 was described above. (*Id.* at col. 2:3-5). Their use is best for modeling the
27
28

1 subsequent hard-wired/fixed-function system before considerable design effort is
2 put into the system design. (*Id.* at col. 2:5-8).

3
4 15. The second way of implementing such systems is by using an
5 ordinary digital signal processor (DSP). (*Id.* at col. 2:9-10). This class of
6 computing machines is useful for real-time processing of certain speech, audio,
7 video and image processing problems and in certain control functions. (*Id.* at col.
8 2:10-13). However, they are not cost-effective when it comes to performing
9 certain real time tasks which do not have a high degree of parallelism in them or
10 tasks that require multiple parallel threads of operation such as three-dimensional
11 graphics. (*Id.* at col. 2:13-17).

12
13
14 16. The third way of implementing such systems is by using field
15 programmable gate arrays (FPGA). (*Id.* at col. 2:18-19). These devices are made
16 up of a two-dimensional array of fine grained logic and storage elements which can
17 be connected together in the field by downloading a configuration stream which
18 essentially routes signals between these elements. (*Id.* at col. 2:19-23). This
19 routing of the data is performed by pass-transistor logic. (*Id.* at col. 2:24-25).
20 FPGAs are by far the most flexible of the three methods mentioned. (*Id.* at col.
21 2:25-26). The problem with trying to implement complex real-time systems with
22 FPGAs is that although there is a greater flexibility for optimizing the silicon usage
23 in such devices, the designer has to trade it off for increase in cost and decrease in
24 performance. (*Id.* at col. 2:26-30). The performance may (in some cases) be
25
26
27
28

1 increased considerably at a significant cost, but still would not match the
2 performance of hard-wired fixed function devices. (*Id.* at col. 2:30-33).

3
4 17. These three ways do not reduce the cost or increase the performance
5 over fixed-function systems. (*Id.* at col. 2:35-37). In terms of performance, fixed-
6 function systems still outperform the three ways for the same cost. (*Id.* at col.
7 2:37-39).

8
9 18. The three systems can theoretically reduce cost by removing
10 redundancy from the system. (*Id.* at col. 2:40-41). Redundancy is removed by re-
11 using computational blocks and memory. (*Id.* at col. 2:41-42). The only problem
12 is that these systems themselves are increasingly complex, and therefore, their
13 computational density when compared with fixed-function devices is very high.
14 (*Id.* at col. 2:42-45).

15
16
17 19. Most systems on silicon are built up of complex blocks of functions
18 that have varying data bandwidth and computational requirements. (*Id.* at col.
19 2:46-48). As data and control information moves through the system, the
20 processing bandwidth varies enormously. (*Id.* at col. 2:48-50). Regardless of the
21 fact that the bandwidth varies, fixed-function systems have logic blocks that
22 exhibit a “temporal redundancy” that can be exploited to drastically reduce the cost
23 of the system. (*Id.* at col. 2:50-53). This is true, because in fixed function
24 implementations all possible functional requirements of the necessary data
25 processing must be implemented on the silicon regardless of the final application
26
27
28

1 of the device or the nature of the data to be processed. (*Id.* at col. 2:53-57).
2 Therefore, if a fixed function device must adaptively process data, then it must
3 commit silicon resources to process all possible flavors of the data. (*Id.* at col.
4 2:58-60). Furthermore, state-variable storage in all fixed function systems are
5 implemented using area inefficient storage elements such as latches and flip-flops.
6
7 (*Id.* at col. 2:60-63).

9 20. The inventors therefore sought to provide a new apparatus for
10 implementing systems on a chip that will enable the user to achieve performance of
11 fixed-function implementation at a lower cost. (*Id.* at col. 2:64 – col. 3:1). The
12 lower cost is achieved by removing redundancy from the system. (*Id.* at col. 3:1-
13 2). The redundancy is removed by re-using groups of computational and storage
14 elements in different configurations. (*Id.* at col. 3:2-4). The cost is further reduced
15 by employing only static or dynamic ram as a means for holding the state of the
16 system. (*Id.* at col. 3:4-6). This invention provides a way for effectively adapting
17 the configuration of the circuit to varying input data and processing requirements.
18 (*Id.* at col. 3:6-8). All of this reconfiguration can take place dynamically in run-
19 time without any degradation of performance over fixed-function implementations.
20 (*Id.* at col. 3:8-11).


25 21. The present invention is therefore an apparatus for adaptively
26 dynamically reconfiguring groups of computations and storage elements in run-
27 time to process multiple separate streams of data and control at varying rates. (*Id.*
28

1 at col. 3:14-18). The ‘434 patent refers to the aggregate of the dynamically
2 reconfigurable computational and storage elements as a “media processing unit.”
3

4 22. The claimed apparatus has addressable memory for storing data and a
5 plurality of instructions that can be provided through a plurality of inputs/outputs
6 that is couple to the input/output of a plurality of media processing units. (*Id.* at
7 col. 55:21-30). The media processing unit comprises a multiplier, an arithmetic
8 unit, and arithmetic logic unit and a bit manipulation unit. (*Id.* at col. 55:31 – col.
9 56:20). The ‘434 patent provides examples to explain each of the parts of the
10 media processing unit. (*Id.* at col. 16:27-61 (multiplier and adder); *Id.* at col. 16:62
11 – col. 17:1-9 (arithmetic logic unit); and *Id.* at col. 17:10 – col. 17:43 (bit
12 manipulation unit)). Each of the parts has a data input coupled to the media
13 processing unit input/output, an instruction input coupled to the mediate processing
14 unit input/output, and a data output coupled to the mediate processing unit
15 input/output. (*Id.* at col. 55:31 – col. 56:20). Furthermore, the arithmetic logic
16 unit must be capable of operating concurrently with either the multiplier or
17 arithmetic unit. (*Id.* at col. 56:6-12). And the bit manipulation unit must be
18 capable of operating concurrently with the arithmetic logic unit and at least either
19 the multiplier or the arithmetic unit. (*Id.* at col. 56:13-20). Each of the plurality of
20 media processing units must be capable of performing an operating simultaneously
21 with the performance of other operations by other media processing units. (*Id.* at
22 col. 56:21-24). An operation comprises the media processing unit receiving an
23
24
25
26
27
28

1 instruction and data from memory, processing the data responsive to the instruction
 2 to produce a result, and providing the result to the media processor input/output.
 3
 4 (*Id.* at col. 56:26-33).

5 23. An exemplary block diagram of the claimed systems is shown in
 6 Figure 3 of the '434 patent:
 7



8
 9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24 (*Id.* at Fig. 3). Exemplary architecture and coding for the apparatus is disclosed in
 25 the '599 patent. (*E.g.*, *Id.* at col. 16:15 – col. 52:20; Figs. 9 – 106).
 26

27 24. As further demonstrated by the prosecution history of the '434 patent,
 28 the claimed invention in the '434 patent was unconventional. Claim 1 of the '434

1 patent was an originally filed claim that issued without any amendment. There
2 was no rejection in the prosecution history contending that claim 1 was anticipated
3 by any prior art.
4

5 25. A key element behind the invention is one of reconfigurability and
6 reusability. (*Id.* at col. 13:26-27). Each apparatus is therefore made up of very
7 high-speed core elements that on a pipelined basis can be configured to form a
8 more complex function. (*Id.* at col. 13:27-30). This leads to a lower gate count,
9 thereby giving a smaller die size and ultimately a lower cost. (*Id.* at col. 13:30-31).
10 Since the apparatuses are virtually identical to each other, writing software
11 becomes very easy. (*Id.* at col. 13:32-33). The RISC-like nature of each of the
12 media processing units also allows for a consistent hardware platform for simple
13 operating system and driver development. (*Id.* at col. 13:33-36). Any one of the
14 media processing units can take on a supervisory role and act as a central controller
15 if necessary. (*Id.* at col. 13:36-37). This can be very useful in set top applications
16 where a controlling CPU may not be necessary, further reducing system cost. (*Id.*
17 at col. 13:37-40). The claimed apparatus is therefore an unconventional way of
18 implementing processors that can achieve the performance of fixed-function
19 implementations at a lower cost. (*Id.* at col. 2:64 – col. 3:11).
20
21
22
23
24

25 26. **Direct Infringement.** Upon information and belief, Defendant has
26 been directly infringing claims of the '434 patent in California and this District,
27 and elsewhere in the United States, by making, using, selling, and/or offering for
28

1 sale an apparatus for processing data for media processing that satisfies each and
2 every limitation of at least claim 1, including without limitation the Jarvis15
3 Interactive Android Tablet (“Accused Instrumentality”). (E.g.,
4 [http://www.glorystargroup.com/ClientFolder/glorystar2014/Library/Tree/pdf_Spec](http://www.glorystargroup.com/ClientFolder/glorystar2014/Library/Tree/pdf_Specification/Android/Jarvis15.pdf)
5 [ification/Android/Jarvis15.pdf](http://www.glorystargroup.com/ClientFolder/glorystar2014/Library/Tree/pdf_Specification/Android/Jarvis15.pdf)).

6
7
8 27. The Accused Instrumentality comprises an addressable memory (e.g.,
9 memory system of the Accused Instrumentality) for storing the data, and a plurality
10 of instructions, and having a plurality of input/outputs, each said input/output for
11 providing and receiving at least one selected from the data and the instructions. As
12 shown below, the Accused Instrumentality comprises a memory system which is
13 coupled to multiple ARM processors through multiple internal inputs/outputs. The
14 memory system provides instructions and stored data for processing and receives
15 processed data.
16
17
18
19
20
21
22
23
24
25
26
27
28



Jarvis15 (TAD151-A) 15" Interactive Android Tablet



(E.g., http://www.glorystargroup.com/ClientFolder/glorystar2014/Library/Tree/pdf_Specification/Android/Jarvis15.pdf).

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

Product Specification:


Technical Specification:		
Model	TAD151-A	
Display	Sizes	15"
	Aspect Ratio	4:3
	Resolution	1024 x 768
	Brightness cd/m2	250
	Viewing Angle	UD: 70,70 L/R:70,70
	Contrast Ratio	600:1
hardware	CPU	RK3188 Quad Core at 1.6Ghz Processor
	GPU	Mali 400 GPU processor
	RAM	4GB(3GB Available)
	USB	1
	Mini USB	1
	SD card	Y
	Mini HDMI out	Y

(Id.).

1.3 Block Diagram

The following diagram shows the basic block diagram for RK3188.

Multi-Core processor i.e. Quad Core (Media processor)



(<http://rockchip.fr/RK3188%20datasheet%20V1.4.pdf>).

28. The Accused Instrumentality comprises a plurality of media processing units (e.g., multiple ARM cortex-A9 processors), each media processing unit having an input/output coupled to at least one of the addressable memory input/outputs. As shown below, the Accused Instrumentality comprises multiple ARM cortex-A9 processors, each processor comprises a NEON media coprocessor and acts as a media processing unit. The ARM processors are coupled to the memory system. The processors receive instructions and data from the

1 memory system by multiple internal inputs and provide processed data to the
 2 memory system by multiple internal outputs.
 3

4 **Product Specification:**

5 **Technical Specification:**


6 Model	TAD151-A	
7 Display	Sizes	15"
	Aspect Ratio	4:3
	Resolution	1024 x 768
	Brightness cd/m2	250
	Viewing Angle	UD: 70,70 L/R:70,70
	Contrast Ratio	600:1
8 hardware	9 CPU	RK3188 Quad Core at 1.6Ghz Processor
	10 GPU	Mali 400 GPU processor
	11 RAM	4GB(3GB Available)
	12 USB	1
	13 Mini USB	1
	14 SD card	Y
	15 Mini HDMI out	Y

16 (http://www.glorystargroup.com/ClientFolder/glorystar2014/Library/Tree/pdf_Spe
 17 [cification/Android/Jarvis15.pdf](http://www.glorystargroup.com/ClientFolder/glorystar2014/Library/Tree/pdf_Spe)).
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28

1.3 Block Diagram


The following diagram shows the basic block diagram for RK3188.

Multi-Core processor i.e. Quad Core (Media processor)



(<http://rockchip.fr/RK3188%20datasheet%20V1.4.pdf>).

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28



(E.g., http://infocenter.arm.com/help/topic/com.arm.doc.ddi0388f/DDI0388F_cortex_a9_r2p2_trm.pdf).

29. The Accused Instrumentality comprises media processors with each processor comprising a multiplier (e.g., an Integer MUL or FP MUL) having a data input coupled to the media processing unit input/output, an instruction input coupled to the media processing unit input/output, and a data output coupled to the media processing unit input/output. As shown below, the Accused Instrumentality comprises multiple ARM cortex-A9 processors, each processor comprises a NEON media coprocessor and acts as a media processing unit. NEON media coprocessor comprises a multiplier which is coupled to the inputs/outputs of the processor.

1 Upon information and belief, the multiplier comprises a data input, an instruction
 2 input, and a data output coupled to the input/output of the processor.
 3

4 Product Specification:


5 Technical Specification:		
6 Model	TAD151-A	
7 Display	Sizes	15"
	Aspect Ratio	4:3
	Resolution	1024 x 768
	Brightness cd/m2	250
	Viewing Angle	UD: 70,70 L/R:70,70
	Contrast Ratio	600:1
8 hardware	CPU	RK3188 Quad Core at 1.6Ghz Processor
	GPU	Mali 400 GPU processor
	RAM	4GB(3GB Available)
	USB	1
	Mini USB	1
	SD card	Y
	Mini HDMI out	Y

11
 12
 13
 14
 15
 16 (E.g., <http://www.glorystargroup.com/ClientFolder/glorystar2014/Library/Tree/pdf>
 17
 18 [Specification/Android/Jarvis15.pdf](#)).


1 **1.3 Block Diagram**

2 The following diagram shows the basic block diagram for RK3188.

3 *Multi-Core processor i.e. Quad Core (Media processor)*



17 (<http://rockchip.fr/RK3188%20datasheet%20V1.4.pdf>).




(e.g., http://infocenter.arm.com/help/topic/com.arm.doc.ddi0388f/DDI0388F_cortex_a9_r2p2_trm.pdf).

Background

The NEON subsystem is an advanced SIMD (Single Instruction, Multiple Data) processing unit. This means that it can apply a single type of instruction to many pieces of data at one time in parallel. This is extremely helpful when it comes to media processing such as audio/video filters and codecs.

The NEON system is NOT the floating point unit of the ARM processor. There is separate FPU known as the VFP system. They use the same register space but this is taken care of by the compiler/kernel. There are a few differences between the NEON and VFP systems such as: NEON does not support double-precision floating point numbers, NEON only works on vectors and does not support advanced operations such as square root and divide.

(e.g., <http://www.add.ece.ufl.edu/4924/docs/arm/ARM%20NEON%20Development.pdf>)




(E.g.,

<http://www.add.ece.ufl.edu/4924/docs/arm/ARM%20NEON%20Development.pdf>)

30. The Accused Instrumentality comprises media processors with each processor comprising an arithmetic unit (e.g., an FP ADD) having a data input coupled to the media processing unit input/output, an instruction input coupled to the media processing unit input/output, and a data output coupled to the media processing unit input/output. As shown below, the Accused Instrumentality comprises multiple ARM cortex-A9 processor, each processor comprises a NEON media coprocessor and acts as a media processing unit. NEON media coprocessor comprises an arithmetic unit which is coupled to the inputs/outputs of the

1 processor. Upon information and belief, the arithmetic unit comprises a data input,
 2 an instruction input, and a data output coupled to the input/output of the processor.
 3




5
6
7
8
9
10
11
12
13 (E.g.,

14
15 <http://www.add.ece.ufl.edu/4924/docs/arm/ARM%20NEON%20Development.pdf>

16
17
18 31. The Accused Instrumentality comprises media processors with each
 19 processor comprising an arithmetic logic unit (e.g., an ALU) having a data input
 20 coupled to the media processing unit input/output, an instruction input coupled to
 21 the media processing unit input/output, and a data output coupled to the media
 22 processing unit input/output, capable of operating concurrently with at least one
 23 selected from the multiplier (e.g., an Integer MUL or FP MUL) and arithmetic unit
 24 (e.g., a FP ADD). As shown below, the Accused Instrumentality comprises
 25 multiple ARM cortex-A9 processor, each processor comprises a NEON media
 26
 27
 28

1 coprocessor and acts as a media processing unit. NEON media coprocessor
 2 comprises an arithmetic logical unit which is coupled to the inputs/outputs of the
 3 processor. Upon information and belief, the arithmetic logical unit comprises a
 4 data input, an instruction input, and a data output coupled to the input/output of the
 5 processor. Upon information and belief, the arithmetic logical unit (e.g., the Integer
 6 ALU) is capable of operating concurrently with at least one selected from the
 7 multiplier (e.g., the Integer MUL or FP MUL) and arithmetic unit (e.g., the FP
 8 ADD).
 9
 10
 11
 12




22 (E.g.,

23 <http://www.add.ece.ufl.edu/4924/docs/arm/ARM%20NEON%20Development.pdf>

24
 25
 26
 27 32. The Accused Instrumentality comprises media processors with each
 28 processor comprising a bit manipulation unit (e.g., an Integer Shift unit) having a

1 data input coupled to the media processing unit input/output, an instruction input
2 coupled to the media processing unit input/output, and a data output coupled to the
3 media processing unit input/output, capable of operating concurrently with the
4 media processing unit input/output, capable of operating concurrently with the
5 arithmetic logic unit (*e.g.*, an Integer ALU) and at least one selected from the
6 multiplier (*e.g.*, an Integer MUL or FP MUL) and arithmetic unit (*e.g.*, a FP ADD).
7

8 As shown below, the Accused Instrumentality comprises multiple ARM cortex-A9
9 processors, each processor comprising a NEON media coprocessor that acts as a
10 media processing unit. The NEON media coprocessor comprises an integer shift
11 unit (*i.e.*, bit manipulation unit) which is coupled to the inputs/outputs of the
12 processor. Upon information and belief, the integer shift unit (*i.e.*, bit
13 manipulation unit) comprises a data input, an instruction input, and a data output
14 coupled to the input/output of the processor. Upon information and belief, the
15 integer shift unit (*i.e.*, bit manipulation unit) is capable of operating concurrently
16 with the arithmetic logic unit (*e.g.*, the Integer ALU) and at least one selected from
17 the multiplier (*e.g.*, the Integer MUL or FP MUL) and arithmetic unit (*e.g.*, the FP
18 ADD).
19
20
21
22
23
24
25
26
27
28



(E.g.,

<http://www.add.ece.ufl.edu/4924/docs/arm/ARM%20NEON%20Development.pdf>)

33. The Accused Instrumentality comprises a plurality of media processors (e.g., ARM cortex-A9 processors) for performing at least one operation, simultaneously with the performance of other operations by other media processing units (e.g., another ARM cortex-A9 processor on the same chip).

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

Product Specification:


Technical Specification:		
Model	TAD151-A	
Display	Sizes	15"
	Aspect Ratio	4:3
	Resolution	1024 x 768
	Brightness cd/m2	250
	Viewing Angle	UD: 70,70 L/R:70,70
	Contrast Ratio	600:1
hardware	CPU	RK3188 Quad Core at 1.6Ghz Processor
	GPU	Mali 400 GPU processor
	RAM	4GB(3GB Available)
	USB	1
	Mini USB	1
	SD card	Y
	Mini HDMI out	Y

(E.g., http://www.glorystargroup.com/ClientFolder/glorystar2014/Library/Tree/pdf_Specification/Android/Jarvis15.pdf).

1 **1.3 Block Diagram**

2 The following diagram shows the basic block diagram for RK3188.

3 *Multi-Core processor i.e. Quad Core (Media processor)*



17 (<http://rockchip.fr/RK3188%20datasheet%20V1.4.pdf>).

18 **Background**

19 The NEON subsystem is an advanced SIMD (Single Instruction, Multiple Data) processing unit. This
 20 means that it can apply a single type of instruction to many pieces of data at one time in parallel. This is
 21 extremely helpful when it comes to media processing such as audio/video filters and codecs.

22 The NEON system is NOT the floating point unit of the ARM processor. There is separate FPU known as
 23 the VFP system. They use the same register space but this is taken care of by the compiler/kernel.
 24 There are a few differences between the NEON and VFP systems such as: NEON does not support
 25 double-precision floating point numbers, NEON only works on vectors and does not support advanced
 26 operations such as square root and divide.

1 (E.g.,

2 <http://www.add.ece.ufl.edu/4924/docs/arm/ARM%20NEON%20Development.pdf>

3
4 .

5 34. The Accused Instrumentality comprises a plurality of media
6 processors (e.g., ARM cortex-A9 processors), each processor receiving at the
7 media processor input/output an instruction and data from the memory, and
8 processing the data responsive to the instruction received to produce at least one
9 result. As shown below, each ARM cortex-A9 processor comprises a NEON
10 media coprocessor which receives instructions and data from memory and
11 processes the data responsive to the instruction received in order to produce a
12 result.
13
14
15


16 Product Specification:

17 Technical Specification:		
18 Model	TAD151-A	
19 Display	Sizes	15"
	Aspect Ratio	4:3
	Resolution	1024 x 768
	Brightness cd/m2	250
	Viewing Angle	UD: 70,70 L/R:70,70
	Contrast Ratio	600:1
22 hardware	CPU	RK3188 Quad Core at 1.6Ghz Processor
	GPU	Mali 400 GPU processor
	RAM	4GB(3GB Available)
	USB	1
	Mini USB	1
	SD card	Y
	Mini HDMI out	Y

(E.g., http://www.glorystargroup.com/ClientFolder/glorystar2014/Library/Tree/pdf_Specification/Android/Jarvis15.pdf).


1.3 Block Diagram

The following diagram shows the basic block diagram for RK3188.




(<http://rockchip.fr/RK3188%20datasheet%20V1.4.pdf>).

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28



(e.g., http://infocenter.arm.com/help/topic/com.arm.doc.ddi0388f/DDI0388F_cortex_a9_r2p2_trm.pdf).



(E.g.,

<http://www.add.ece.ufl.edu/4924/docs/arm/ARM%20NEON%20Development.pdf>)

35. The Accused Instrumentality comprises a plurality of media processors (e.g., ARM cortex-A9 processors), each processor providing at least one of the at least one result at the media processor input/output. (*Supra* ¶34).

Product Specification:


Technical Specification:		
Model	TAD151-A	
Display	Sizes	15"
	Aspect Ratio	4:3
	Resolution	1024 x 768
	Brightness cd/m2	250
	Viewing Angle	UD: 70,70 L/R:70,70
	Contrast Ratio	600:1
hardware	CPU	RK3188 Quad Core at 1.6Ghz Processor
	GPU	Mali 400 GPU processor
	RAM	4GB(3GB Available)
	USB	1
	Mini USB	1
	SD card	Y
	Mini HDMI out	Y

(E.g., http://www.glorystargroup.com/ClientFolder/glorystar2014/Library/Tree/pdf_Specification/Android/Jarvis15.pdf).

1 **1.3 Block Diagram**

2 The following diagram shows the basic block diagram for RK3188.

3 *Multi-Core processor i.e. Quad Core (Media processor)*



17 (<http://rockchip.fr/RK3188%20datasheet%20V1.4.pdf>).

18
 19 36. Plaintiff has been damaged as a result of Defendant’s infringing
 20 conduct. Defendant is thus liable to Plaintiff for damages in an amount that
 21 adequately compensates Plaintiff for such Defendant’s infringement of the ‘434
 22 patent, *i.e.*, in an amount that by law cannot be less than would constitute a
 23 reasonable royalty for the use of the patented technology, together with interest and
 24 costs as fixed by this Court under 35 U.S.C. § 284.
 25
 26
 27
 28

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

August 22, 2019

OF COUNSEL:

David R. Bennett
(Application for Admission *Pro Hac*
Vice to be filed)
Direction IP Law
P.O. Box 14184
Chicago, IL 60614-0184
(312) 291-1667
dbennett@directionip.com

By /s/Ryan E. Hatch
Ryan E. Hatch
Law Office of Ryan E. Hatch, P.C.
13323 Washington Blvd., Suite 100
Los Angeles, CA 90066
ryan@ryanehatch.com
Phone: 310-279-5076

Attorneys for Plaintiff
Altair Logix LLC

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

JURY DEMAND

Plaintiff, under Rule 38 of the Federal Rules of Civil Procedure, requests a trial by jury of any issues so triable by right.

August 22, 2019

By /s/Ryan E. Hatch

OF COUNSEL:

David R. Bennett
(Application for Admission *Pro Hac*
Vice to be filed)
Direction IP Law
P.O. Box 14184
Chicago, IL 60614-0184
(312) 291-1667
dbennett@directionip.com

Ryan E. Hatch
Law Office of Ryan E. Hatch, P.C.
13323 Washington Blvd., Suite 100
Los Angeles, CA 90066
ryan@ryanehatch.com
Phone: 310-279-5076

Attorneys for Plaintiff
Altair Logix LLC