

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

UNITED STATES DISTRICT COURT
FOR THE WESTERN DISTRICT OF WASHINGTON

<p>ALTAIR LOGIX LLC,</p> <p>Plaintiff,</p> <p>v.</p> <p>PHYTEC AMERICA L.L.C.,</p> <p>Defendant.</p>	<p>Case No. 19-cv-1933</p> <p>COMPLAINT FOR PATENT INFRINGEMENT</p> <p>DEMAND FOR JURY TRIAL</p>
--	--

Plaintiff Altair Logix LLC files this Original Complaint for Patent Infringement against Phytec America L.L.C., and would respectfully show the Court as follows:

I. NATURE OF THE LAWSUIT

1. This is an action for patent infringement under the Patent Laws of the United States, Title 35 United States Code (“U.S.C.”) resulting from Phytec America L.L.C. infringing, in an illegal and unauthorized manner and without authorization and/or consent from Altair Logix LLC, United States Patent No. 6,289,434 pursuant to 35 U.S.C. §271, and to recover damages, attorney’s fees, and costs.

II. THE PARTIES

2. Plaintiff Altair Logix LLC (“Altair Logix” or “Plaintiff”) is a Texas limited liability company with its principal place of business at 15922 Eldorado Pkwy, Suite 500 #1513, Frisco, TX 75035.

3. On information and belief, Defendant Phytec America L.L.C. (“Defendant”) is a limited liability company organized and existing under the laws of Washington with a place of business at 203 Parfitt Way SW Ste 100, Bainbridge Island, WA, 98110.

1 Defendant's registered agent is Thomas L. Walker, 5225 Taylor Ave NE, Bainbridge Island,
2 WA, 98110.

3 **III. JURISDICTION AND VENUE**

4
5 4. This action arises under the patent laws of the United States, Title 35 of the
6 United States Code. This Court has subject matter jurisdiction of such action under 28
7 U.S.C. §§ 1331 and 1338(a).

8 5. On information and belief, Defendant is subject to this Court's specific and
9 general personal jurisdiction, pursuant to due process and the Washington Long-Arm
10 Statute, due at least to its business in this forum, including at least a portion of the
11 infringements alleged herein. Furthermore, Defendant is subject to this Court's specific and
12 general personal jurisdiction because Defendant is a Washington limited liability company.

13
14 6. Without limitation, on information and belief, within this State and this
15 District, Defendant has used, sold, and/or offered for sale the patented inventions thereby
16 committing, and continuing to commit, acts of patent infringement alleged herein. In
17 addition, on information and belief, Defendant has derived revenues from its infringing acts
18 occurring within Washington and the Western District of Washington. Further, on
19 information and belief, Defendant is subject to the Court's general jurisdiction, including
20 from regularly doing or soliciting business, engaging in other persistent courses of conduct,
21 and deriving substantial revenue from goods and services provided to persons or entities in
22 Washington and the Western District of Washington. Further, on information and belief,
23 Defendant is subject to the Court's personal jurisdiction at least due to its sale of products
24 and/or services within Washington and the Western District of Washington. Defendant has
25 committed such purposeful acts and/or transactions in Washington and the Western District
26
27
28

1 of Washington such that it reasonably should know and expect that it could be haled into
2 this Court as a consequence of such activity.

3 7. Venue is proper in this district under 28 U.S.C. § 1400(b). On information
4 and belief, Defendant is incorporated in Washington and the Western District of
5 Washington. Under the patent laws, because Defendant was formed in Washington and the
6 Western District of Washington, Washington. On information and belief, from and within
7 this District Defendant has committed at least a portion of the infringements at issue in this
8 case and has a business location within this District.
9

10 8. For these reasons, personal jurisdiction exists and venue is proper in this
11 Court under 28 U.S.C. § 1400(b).
12

13 **IV. COUNT I**
(PATENT INFRINGEMENT OF UNITED STATES PATENT NO. 6,289,434)

14 9. Plaintiff incorporates the above paragraphs herein by reference.

15 10. On September 11, 2001, United States Patent No. 6,289,434 (“the ‘434
16 Patent”) was duly and legally issued by the United States Patent and Trademark Office.
17 The application leading to the ‘434 patent was filed on February 27, 1998. (Ex. A at cover).
18

19 11. The ‘434 Patent is titled “Apparatus and Method of Implementing Systems
20 on Silicon Using Dynamic-Adaptive Run-Time Reconfigurable Circuits for Processing
21 Multiple, Independent Data and Control Streams of Varying Rates.” A true and correct copy
22 of the ‘434 Patent is attached hereto as Exhibit A and incorporated herein by reference.
23

24 12. Plaintiff is the assignee of all right, title and interest in the ‘434 patent,
25 including all rights to enforce and prosecute actions for infringement and to collect damages
26 for all relevant times against infringers of the ‘434 Patent. Accordingly, Plaintiff possesses
27
28

1 the exclusive right and standing to prosecute the present action for infringement of the ‘434
2 Patent by Defendant.

3 13. The invention in the ‘434 Patent relates to the field of runtime reconfigurable
4 dynamic-adaptive digital circuits which can implement a myriad of digital processing
5 functions related to systems control, digital signal processing, communications, image
6 processing, speech and voice recognition or synthesis, three-dimensional graphics
7 rendering, and video processing. (Ex. A at col. 1:32-38). The object of the invention is to
8 provide a new method and apparatus for implementing systems on silicon or other chip
9 material which will enable the user a means for achieving the performance of fixed-function
10 implementations at a lower cost. (*Id.* at col. 2:64 – col. 3:1).

11
12 14. The most common method of implementing various functions on an
13 integrated circuit is by specifically designing the function or functions to be performed by
14 placing on silicon an interconnected group of digital circuits in a non-modifiable manner
15 (hard-wired or fixed function implementation). (*Id.* at col. 1:42-47). These circuits are
16 designed to provide the fastest possible operation of the circuit in the least amount of silicon
17 area. (*Id.* at col. 1:47-49). In general, these circuits are made up of an interconnection of
18 various amounts of random-access memory and logic circuits. (*Id.* at col. 1:49-51).
19 Complex systems on silicon are broken up into separate blocks and each block is designed
20 separately to only perform the function that it was intended to do. (*Id.* at col. 1:51-54).
21 Each block has to be individually tested and validated, and then the whole system has to be
22 tested to make sure that the constituent parts work together. (*Id.* at col. 1:54-56). This
23 process is becoming increasingly complex as we move into future generations of single-chip
24 system implementations. (*Id.* at col. 1:57-59). Systems implemented in this way generally
25 tend to be the highest performing systems since each block in the system has been
26
27
28

1 individually tuned to provide the expected level of performance. (*Id.* at col. 1:59-62). This
2 method of implementation may be the smallest (cheapest in terms of silicon area) method
3 when compared to three other distinct ways of implementing such systems. (*Id.* at col.
4 1:62-65). Each of the other three have their problems and generally do not tend to be the
5 most cost-effective solution. (*Id.* at col. 1:65-67).
6

7 15. The first way is implemented in software using a microprocessor and
8 associated computing system, which can be used to functionally implement any system.
9 (*Id.* at col. 2:1-2). However, such systems would not be able to deliver real-time
10 performance in a cost-effective manner for the class of applications that was described
11 above. (*Id.* at col. 2:3-5). Their use is best for modeling the subsequent hard-wired/fixed-
12 function system before considerable design effort is put into the system design. (*Id.* at col.
13 2:5-8).
14

15 16. The second way of implementing such systems is by using an ordinary
16 digital signal processor (DSP). (*Id.* at col. 2:9-10). This class of computing machines is
17 useful for real-time processing of certain speech, audio, video and image processing
18 problems and in certain control functions. (*Id.* at col. 2:10-13). However, they are not cost-
19 effective when it comes to performing certain real time tasks which do not have a high
20 degree of parallelism in them or tasks that require multiple parallel threads of operation
21 such as three-dimensional graphics. (*Id.* at col. 2:13-17).
22

23 17. The third way of implementing such systems is by using field programmable
24 gate arrays (FPGA). (*Id.* at col. 2:18-19). These devices are made up of a two-dimensional
25 array of fine grained logic and storage elements which can be connected together in the field
26 by downloading a configuration stream which essentially routes signals between these
27 elements. (*Id.* at col. 2:19-23). This routing of the data is performed by pass-transistor
28

1 logic. (*Id.* at col. 2:24-25). FPGAs are by far the most flexible of the three methods
2 mentioned. (*Id.* at col. 2:25-26). The problem with trying to implement complex real-time
3 systems with FPGAs is that although there is a greater flexibility for optimizing the silicon
4 usage in such devices, the designer has to trade it off for increase in cost and decrease in
5 performance. (*Id.* at col. 2:26-30). The performance may (in some cases) be increased
6 considerably at a significant cost, but still would not match the performance of hard-wired
7 fixed function devices. (*Id.* at col. 2:30-33).

9 18. These three ways do not reduce the cost or increase the performance over
10 fixed-function systems. (*Id.* at col. 2:35-37). In terms of performance, fixed-function
11 systems still outperform the three ways for the same cost. (*Id.* at col. 2:37-39).

12 19. The three systems can theoretically reduce cost by removing redundancy
13 from the system. (*Id.* at col. 2:40-41). Redundancy is removed by re-using computational
14 blocks and memory. (*Id.* at col. 2:41-42). The only problem is that these systems
15 themselves are increasingly complex, and therefore, their computational density when
16 compared with fixed-function devices is very high. (*Id.* at col. 2:42-45).

17 20. Most systems on silicon are built up of complex blocks of functions that have
18 varying data bandwidth and computational requirements. (*Id.* at col. 2:46-48). As data and
19 control information moves through the system, the processing bandwidth varies
20 enormously. (*Id.* at col. 2:48-50). Regardless of the fact that the bandwidth varies, fixed-
21 function systems have logic blocks that exhibit a “temporal redundancy” that can be
22 exploited to drastically reduce the cost of the system. (*Id.* at col. 2:50-53). This is true,
23 because in fixed function implementations all possible functional requirements of the
24 necessary data processing must be implemented on the silicon regardless of the final
25 application of the device or the nature of the data to be processed. (*Id.* at col. 2:53-57).

1 Therefore, if a fixed function device must adaptively process data, then it must commit
2 silicon resources to process all possible flavors of the data. (*Id.* at col. 2:58-60).
3 Furthermore, state-variable storage in all fixed function systems are implemented using area
4 inefficient storage elements such as latches and flip-flops. (*Id.* at col. 2:60-63).
5


6 21. The inventors therefore sought to provide a new apparatus for implementing
7 systems on a chip that will enable the user to achieve performance of fixed-function
8 implementation at a lower cost. (*Id.* at col. 2:64 – col. 3:1). The lower cost is achieved by
9 removing redundancy from the system. (*Id.* at col. 3:1-2). The redundancy is removed by
10 re-using groups of computational and storage elements in different configurations. (*Id.* at
11 col. 3:2-4). The cost is further reduced by employing only static or dynamic ram as a means
12 for holding the state of the system. (*Id.* at col. 3:4-6). This invention provides a way for
13 effectively adapting the configuration of the circuit to varying input data and processing
14 requirements. (*Id.* at col. 3:6-8). All of this reconfiguration can take place dynamically in
15 run-time without any degradation of performance over fixed-function implementations. (*Id.*
16 at col. 3:8-11).
17

18 22. The present invention is therefore an apparatus for adaptively dynamically
19 reconfiguring groups of computations and storage elements in run-time to process multiple
20 separate streams of data and control at varying rates. (*Id.* at col. 3:14-18). The ‘434 patent
21 refers to the aggregate of the dynamically reconfigurable computational and storage
22 elements as a “media processing unit.”
23

24 23. The claimed apparatus has addressable memory for storing data and a
25 plurality of instructions that can be provided through a plurality of inputs/outputs that is
26 couple to the input/output of a plurality of media processing units. (*Id.* at col. 55:21-30).
27 The media processing unit comprises a multiplier, an arithmetic unit, and arithmetic logic
28

1 unit and a bit manipulation unit. (*Id.* at col. 55:31 – col. 56:20). The ‘434 patent provides
2 examples to explain each of the parts of the media processing unit. (*Id.* at col. 16:27-61
3 (multiplier and adder); *id.* at col. 16:62 – col. 17:1-9 (arithmetic logic unit); and *id.* at col.
4 17:10 – col. 17:43 (bit manipulation unit)). Each of the parts has a data input coupled to the
5 media processing unit input/output, an instruction input coupled to the mediate processing
6 unit input/output, and a data output coupled to the mediate processing unit input/output.
7 (*Id.* at col. 55:31 – col. 56:20). Furthermore, the arithmetic logic unit must be capable of
8 operating concurrently with either the multiplier and arithmetic unit. (*Id.* at col. 56:6-12).
9 And the bit manipulation unit must be capable of operating concurrently with the arithmetic
10 logic unit and at least either the multiplier or the arithmetic unit. (*Id.* at col. 56:13-20).
11 Each of the plurality of media processing units must be capable of performing an operating
12 simultaneously with the performance of other operations by other media processing units.
13 (*Id.* at col. 56:21-24). An operation comprises the media processing unit receiving an
14 instruction and data from memory, processing the data responsive to the instruction to
15 produce a result, and providing the result to the media processor input/output. (*Id.* at col.
16 56:26-33).
17
18

19 24. An exemplary block diagram of the claimed systems is shown in Figure 3 of
20 the ‘434 patent:
21
22
23
24
25
26
27
28



(*Id.* at Fig. 3). Exemplary architecture and coding for the apparatus is disclosed in the '599 patent. (*E.g., id.* at col. 16:15 – col. 52:20; Figs. 9 – 106).

25. As further demonstrated by the prosecution history of the '434 patent, the claimed invention in the '434 patent was unconventional. Claim 1 of the '434 patent was an originally filed claim that issued without any amendment. There was no rejection in the prosecution history contending that claim 1 was anticipated by any prior art.

26. A key element behind the invention is one of reconfigurability and reusability. (*Id.* at col. 13:26-27). Each apparatus is therefore made up of very high-speed core elements that on a pipelined basis can be configured to form a more complex function. (*Id.* at col. 13:27-30). This leads to a lower gate count, thereby giving a smaller die size and ultimately a lower cost. (*Id.* at col. 13:30-31). Since the apparatuses are virtually identical to each other, writing software becomes very easy. (*Id.* at col. 13:32-33). The RISC-like

1 nature of each of the media processing units also allows for a consistent hardware platform
2 for simple operating system and driver development. (*Id.* at col. 13:33-36). Any one of the
3 media processing units can take on a supervisory role and act as a central controller if
4 necessary. (*Id.* at col. 13:36-37). This can be very useful in set top applications where a
5 controlling CPU may not be necessary, further reducing system cost. (*Id.* at col. 13:37-40).
6 The claimed apparatus is therefore an unconventional way of implementing processors that
7 can achieve the performance of fixed-function implementations at a lower cost. (*Id.* at col.
8 2:64 – col. 3:11).

10 27. **Direct Infringement.** Upon information and belief, Defendant has been
11 directly infringing claim of the ‘434 patent in Washington and the Western District of
12 Washington, and elsewhere in the United States, by making, using, selling, and/or offering
13 for sale an apparatus for processing data for media processing that satisfies each and every
14 limitation of claim 1, including without limitation the phyFLEX-i.MX6 SOM (“Accused
15 Instrumentality”). (*E.g.*,

17 [https://web.archive.org/web/20140625161036/http://phytec.com/products/system-on-](https://web.archive.org/web/20140625161036/http://phytec.com/products/system-on-modules/phyflex/i.mx6/)
18 [modules/phyflex/i.mx6/;](https://web.archive.org/web/20140625161036/http://phytec.com/products/system-on-modules/phyflex/i.mx6/) [https://www.nxp.com/products/processors-and-](https://www.nxp.com/products/processors-and-microcontrollers/arm-based-processors-and-mcus/i.mx-applications-processors/i.mx-6-processors/i.mx-6quad-processors-high-performance-3d-graphics-hd-video-arm-cortex-a9-core:i.MX6Q)
19 [microcontrollers/arm-based-processors-and-mcus/i.mx-applications-processors/i.mx-6-](https://www.nxp.com/products/processors-and-microcontrollers/arm-based-processors-and-mcus/i.mx-applications-processors/i.mx-6-processors/i.mx-6quad-processors-high-performance-3d-graphics-hd-video-arm-cortex-a9-core:i.MX6Q)
20 [processors/i.mx-6quad-processors-high-performance-3d-graphics-hd-video-arm-cortex-a9-](https://www.nxp.com/products/processors-and-microcontrollers/arm-based-processors-and-mcus/i.mx-applications-processors/i.mx-6-processors/i.mx-6quad-processors-high-performance-3d-graphics-hd-video-arm-cortex-a9-core:i.MX6Q)
21 [core:i.MX6Q](https://www.nxp.com/products/processors-and-microcontrollers/arm-based-processors-and-mcus/i.mx-applications-processors/i.mx-6-processors/i.mx-6quad-processors-high-performance-3d-graphics-hd-video-arm-cortex-a9-core:i.MX6Q)).

23 28. The Accused Instrumentality comprises an addressable memory (*e.g.*,
24 memory system of the accused product) for storing the data, and a plurality of instructions,
25 and having a plurality of input/outputs, each said input/output for providing and receiving at
26 least one selected from the data and the instructions. As shown below, the accused product
27 comprises a memory system which is coupled to multicore ARM processors through
28

1 multiple internal inputs/outputs. The memory system provides instructions and stored data
2 for processing and receives processed data.



phyFLEX®-i.MX6

Contact us to learn more

Get A Quote



Call 1-800-278-9913
to talk to a technical
sales engineer


10
11 The phyFLEX-i.MX6 SOM supports the Freescale™ i.MX6 Solo, i.MX6 Dual, and i.MX6 Quad application
12 processors offering a broad range of solutions with emphasis from cost-efficiency to high demand
13 performance at low power. The three innovative SOM interconnects provide standardization across the
14 phyFLEX product family and highlight features such as 64-bit DDR3, USB, Gigabit Ethernet, integrated
15 FlexCAN and MLB busses, PCIe, SATA-II, multiple simultaneous displays, camera interface, and HDMI
16 v1.4.

17 (E.g., [https://web.archive.org/web/20140625161036/http://phytec.com/products/system-on-](https://web.archive.org/web/20140625161036/http://phytec.com/products/system-on-modules/phyflex/i.mx6/)
18 [modules/phyflex/i.mx6/](https://web.archive.org/web/20140625161036/http://phytec.com/products/system-on-modules/phyflex/i.mx6/)).

SOM Highlights

- i.MX6 Single, Dual, Quad core
- Up to 1.2 GHz / core
- VPU, IPUv3H, GPU2Dv2, OpenVG 1.2
- Up to 4 GB DDR3 / 16 GB NAND
- SD/SDIO/MMC
- USB 2.0 OTG and Host
- PCIe, SATA II
- CAN, UART, SPI, I2C, I2S
- Camera interface
- Up to 4 displays + HDMI
- Linux and Compact 7 BSPs

[View all specs](#)



(e.g., <https://web.archive.org/web/20140625161036/http://phytec.com/products/system-on-modules/phyflex/i.mx6/>).


29. The accused product comprises a plurality of media processing units (e.g., ARM cortex A9 Dual/Quad Core processors), each media processing unit having an input/output coupled to at least one of the addressable memory input/outputs. As shown below, the accused product comprises ARM cortex A9 Dual/Quad Core processors, each processor comprises a NEON media coprocessor and acts as a media processing unit. The ARM processors are coupled to the memory system. The processors receive instructions and data from the memory system by multiple internal inputs and provides processed data to the memory system by multiple internal outputs.

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28


- ▼ Memory
 - DDR
 - 2x32 LP-DDR2, 1x64 DDR3 / LV-DDR3
 - NAND
 - SLC/MLC, 40-bit ECC, ONFI2.2, DDR

(e.g., <https://www.nxp.com/products/processors-and-microcontrollers/arm-based-processors-and-mcus/i.mx-applications-processors/i.mx-6-processors/i.mx-6quad-processors-high-performance-3d-graphics-hd-video-arm-cortex-a9-core:i.MX6Q>).

i.MX 6Quad Multimedia Applications Processor Block Diagram



(E.g., *id.*).



(E.g.,

http://infocenter.arm.com/help/topic/com.arm.doc.ddi0388f/DDI0388F_cortex_a9_r2p2_trm.pdf).


Background

The NEON subsystem is an advanced SIMD (Single Instruction, Multiple Data) processing unit. This means that it can apply a single type of instruction to many pieces of data at one time in parallel. This is extremely helpful when it comes to media processing such as audio/video filters and codecs.

The NEON system is NOT the floating point unit of the ARM processor. There is separate FPU known as the VFP system. They use the same register space but this is taken care of by the compiler/kernel. There are a few differences between the NEON and VFP systems such as: NEON does not support double-precision floating point numbers, NEON only works on vectors and does not support advanced operations such as square root and divide.

(e.g., <http://www.add.ece.ufl.edu/4924/docs/arm/ARM%20NEON%20Development.pdf>).

1 30. The accused product comprises media processors with each processor
 2 comprising a multiplier (e.g., an Integer MUL or FP MUL) having a data input coupled to
 3 the media processing unit input/output, an instruction input coupled to the media processing
 4 unit input/output, and a data output coupled to the media processing unit input/output. As
 5 shown below, the accused product comprises multiple ARM cortex-A9 Dual/Quad core
 6 processor, each processor comprises a NEON media coprocessor and acts as a media
 7 processing unit. NEON media coprocessor comprises a multiplier which is coupled to the
 8 inputs/outputs of the processor. Upon information and belief, the multiplier comprises a
 9 data input, an instruction input, and a data output coupled to the input/output of the
 10 processor.
 11 processor.



13 phyFLEX®-i.MX6

14 Contact us to learn more

15 Get A Quote




16 Call 1-800-278-9913
 17 to talk to a technical
 18 sales engineer

19
 20
 21 The phyFLEX-i.MX6 SOM supports the Freescale™ i.MX6 Solo, i.MX6 Dual, and i.MX6 Quad application
 22 processors offering a broad range of solutions with emphasis from cost-efficiency to high demand
 23 performance at low power. The three innovative SOM interconnects provide standardization across the
 24 phyFLEX product family and highlight features such as 64-bit DDR3, USB, Gigabit Ethernet, integrated
 25 FlexCAN and MLB busses, PCIe, SATA-II, multiple simultaneous displays, camera interface, and HDMI
 26 v1.4.

27 (e.g., [https://web.archive.org/web/20140625161036/http://phytec.com/products/system-on-](https://web.archive.org/web/20140625161036/http://phytec.com/products/system-on-modules/phyflex/i.mx6/)
 28 [modules/phyflex/i.mx6/](https://web.archive.org/web/20140625161036/http://phytec.com/products/system-on-modules/phyflex/i.mx6/)).

SOM Highlights


- i.MX6 Single, Dual, Quad core
- Up to 1.2 GHz / core
- VPU, IPUv3H, GPU2Dv2, OpenVG 1.2
- Up to 4 GB DDR3 / 16 GB NAND
- SD/SDIO/MMC
- USB 2.0 OTG and Host
- PCIe, SATA II
- CAN, UART, SPI, I2C, I2S
- Camera interface
- Up to 4 displays + HDMI
- Linux and Compact 7 BSPs



[View all specs](#)


(e.g., id.).

i.MX 6Quad Multimedia Applications Processor Block Diagram




(E.g., id.).

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28




(e.g.,

http://infocenter.arm.com/help/topic/com.arm.doc.ddi0388f/DDI0388F_cortex_a9_r2p2_trm.pdf).




1 (E.g., <http://www.add.ece.ufl.edu/4924/docs/arm/ARM%20NEON%20Development.pdf>).

2 31. The accused product comprises media processors with each processor
 3 comprising an arithmetic unit (e.g., an FP ADD) having a data input coupled to the media
 4 processing unit input/output, an instruction input coupled to the media processing unit
 5 input/output, and a data output coupled to the media processing unit input/output. As
 6 shown below, the accused product comprises multiple ARM cortex-A9 Dual/Quad core
 7 processor, each processor comprises a NEON media coprocessor and acts as a media
 8 processing unit. NEON media coprocessor comprises an arithmetic unit which is coupled to
 9 the inputs/outputs of the processor. Upon information and belief, the arithmetic unit
 10 comprises a data input, an instruction input, and a data output coupled to the input/output of
 11 the processor.
 12
 13




26 (E.g., <http://www.add.ece.ufl.edu/4924/docs/arm/ARM%20NEON%20Development.pdf>).

1 32. The accused product comprises media processors with each processor
 2 comprising an arithmetic logic unit (*e.g.*, an ALU) having a data input coupled to the media
 3 processing unit input/output, an instruction input coupled to the media processing unit
 4 input/output, and a data output coupled to the media processing unit input/output, capable of
 5 operating concurrently with at least one selected from the multiplier (*e.g.*, an Integer MUL
 6 or FP MUL) and arithmetic unit (*e.g.*, a FP ADD). As shown below, the accused product
 7 comprises multiple ARM cortex-A9 Dual/Quad core processor, each processor comprises a
 8 NEON media coprocessor and acts as a media processing unit. NEON media coprocessor
 9 comprises an arithmetic logical unit which is coupled to the inputs/outputs of the processor.
 10 Upon information and belief, the arithmetic logical unit comprises a data input, an
 11 instruction input, and a data output coupled to the input/output of the processor. Upon
 12 information and belief, the arithmetic logical unit (*e.g.*, the Integer ALU) is capable of
 13 operating concurrently with at least one selected from the multiplier (*e.g.*, the Integer MUL
 14 or FP MUL) and arithmetic unit (*e.g.*, the FP ADD).



1 (E.g., <http://www.add.ece.ufl.edu/4924/docs/arm/ARM%20NEON%20Development.pdf>).


2 33. The accused product comprises media processors with each processor
3 comprising a bit manipulation unit (*e.g.*, an Integer Shift unit) having a data input coupled
4 to the media processing unit input/output, an instruction input coupled to the media
5 processing unit input/output, and a data output coupled to the media processing unit
6 input/output, capable of operating concurrently with the arithmetic logic unit (*e.g.*, an
7 Integer ALU) and at least one selected from the multiplier (*e.g.*, an Integer MUL or FP
8 MUL) and arithmetic unit (*e.g.*, a FP ADD). As shown below, the accused product
9 comprises multiple ARM cortex-A9 Dual/Quad core processors, each processor comprising
10 a NEON media coprocessor that acts as a media processing unit. The NEON media
11 coprocessor comprises an integer shift unit (*i.e.*, bit manipulation unit) which is coupled to
12 the inputs/outputs of the processor. Upon information and belief, the integer shift unit (*i.e.*,
13 bit manipulation unit) comprises a data input, an instruction input, and a data output coupled
14 to the input/output of the processor. Upon information and belief, the integer shift unit (*i.e.*,
15 bit manipulation unit) is capable of operating concurrently with the arithmetic logic unit
16 (*e.g.*, the Integer ALU) and at least one selected from the multiplier (*e.g.*, the Integer MUL
17 or FP MUL) and arithmetic unit (*e.g.*, the FP ADD).
18
19
20
21
22
23
24
25
26
27
28



(E.g., <http://www.add.ece.ufl.edu/4924/docs/arm/ARM%20NEON%20Development.pdf>).

34. The accused product comprises a plurality of media processors (e.g., ARM cortex-A9 Dual/Quad core processors) for performing at least one operation, simultaneously with the performance of other operations by other media processing units (e.g., other ARM cortex-A9 Dual/Quad core processors on the same chip).

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28



phyFLEX®-i.MX6

Contact us to learn more

Get A Quote



Call 1-800-278-9913
to talk to a technical
sales engineer


The phyFLEX-i.MX6 SOM supports the Freescale™ i.MX6 Solo, i.MX6 Dual, and i.MX6 Quad application processors offering a broad range of solutions with emphasis from cost-efficiency to high demand performance at low power. The three innovative SOM interconnects provide standardization across the phyFLEX product family and highlight features such as 64-bit DDR3, USB, Gigabit Ethernet, integrated FlexCAN and MLB busses, PCIe, SATA-II, multiple simultaneous displays, camera interface, and HDMI v1.4.

(e.g., <https://web.archive.org/web/20140625161036/http://phytec.com/products/system-on-modules/phyflex/i.mx6/>).


SOM Highlights

- i.MX6 Single, Dual, Quad core
- Up to 1.2 GHz / core
- VPU, IPUv3H, GPU2Dv2, OpenVG 1.2
- Up to 4 GB DDR3 / 16 GB NAND
- SD/SDIO/MMC
- USB 2.0 OTG and Host
- PCIe, SATA II
- CAN, UART, SPI, I2C, I2S
- Camera interface
- Up to 4 displays + HDMI
- Linux and Compact 7 BSPs

View all specs



(e.g., *id.*).



(E.g.,

http://infocenter.arm.com/help/topic/com.arm.doc.ddi0388f/DDI0388F_cortex_a9_r2p2_trm.pdf).

Background

The NEON subsystem is an advanced SIMD (Single Instruction, Multiple Data) processing unit. This means that it can apply a single type of instruction to many pieces of data at one time in parallel. This is extremely helpful when it comes to media processing such as audio/video filters and codecs.


The NEON system is NOT the floating point unit of the ARM processor. There is separate FPU known as the VFP system. They use the same register space but this is taken care of by the compiler/kernel. There are a few differences between the NEON and VFP systems such as: NEON does not support double-precision floating point numbers, NEON only works on vectors and does not support advanced operations such as square root and divide.

(E.g., <http://www.add.ece.ufl.edu/4924/docs/arm/ARM%20NEON%20Development.pdf>).

35. The accused product comprises a plurality of media processors (e.g., ARM cortex-A9 Dual/Quad core processors), each processor receiving at the media processor

1 input/output an instruction and data from the memory, and processing the data responsive to
 2 the instruction received to produce at least one result. As shown below, each ARM cortex-
 3 A9 Dual/Quad core media processor comprises a NEON media coprocessor which receives
 4 instructions and data from memory and processes the data responsive to the instruction
 5 received in order to produce a result.
 6


7 i.MX 6Quad Multimedia Applications Processor Block Diagram



(E.g., <https://www.nxp.com/products/processors-and-microcontrollers/arm-based-processors-and-mcus/i.mx-applications-processors/i.mx-6-processors/i.mx-6quad-processors-high-performance-3d-graphics-hd-video-arm-cortex-a9-core:i.MX6Q>).


SOM Highlights

- i.MX6 Single, Dual, Quad core
- Up to 1.2 GHz / core
- VPU, IPUv3H, GPU2Dv2, OpenVG 1.2
- Up to 4 GB DDR3 / 16 GB NAND
- SD/SDIO/MMC
- USB 2.0 OTG and Host
- PCIe, SATA II
- CAN, UART, SPI, I2C, I2S
- Camera interface
- Up to 4 displays + HDMI
- Linux and Compact 7 BSPs




View all specs

(e.g., <https://web.archive.org/web/20140625161036/http://phytec.com/products/system-on-modules/phyflex/i.mx6/>).



(E.g., <http://www.add.ece.ufl.edu/4924/docs/arm/ARM%20NEON%20Development.pdf>).

1 36. The accused product comprises a plurality of media processors (*e.g.*, ARM
 2 cortex-A9 Dual/Quad core processors), each processor providing at least one of the at least
 3 one result at the media processor input/output. (*Id.*)
 4



11

phyFLEX®-i.MX6

Contact us to learn more

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

Get A Quote




Call 1-800-278-9913
to talk to a technical
sales engineer

The phyFLEX-i.MX6 SOM supports the Freescale™ i.MX6 Solo, i.MX6 Dual, and i.MX6 Quad application processors offering a broad range of solutions with emphasis from cost-efficiency to high demand performance at low power. The three innovative SOM interconnects provide standardization across the phyFLEX product family and highlight features such as 64-bit DDR3, USB, Gigabit Ethernet, integrated FlexCAN and MLB busses, PCIe, SATA-II, multiple simultaneous displays, camera interface, and HDMI v1.4.

(*e.g.*, <https://web.archive.org/web/20140625161036/http://phytec.com/products/system-on-modules/phyflex/i.mx6/>).

SOM Highlights

- i.MX6 Single, Dual, Quad core
- Up to 1.2 GHz / core
- VPU, IPUv3H, GPU2Dv2, OpenVG 1.2
- Up to 4 GB DDR3 / 16 GB NAND
- SD/SDIO/MMC
- USB 2.0 OTG and Host
- PCIe, SATA II
- CAN, UART, SPI, I2C, I2S
- Camera interface
- Up to 4 displays + HDMI
- Linux and Compact 7 BSPs



[View all specs](#)

(e.g., *id.*).

Features

▸ CPU Complex

▾ Multimedia

- GPU 3D
 - Vivante GC2000
 - 200Mtri/s 1000Mpxl/s, OpenGL ES 3.0 and Halti, CL EP
- GPU 2D(Vector Graphics)
 - Vivante GC355
 - 300Mpxl/s, OpenVG 1.1
- GPU 2D(Composition)
 - Vivante GC320
 - 600Mpxl/s, BLIT
- Video Decode
 - 1080p 60 h.264
- Video Encode
 - 1080p30 H.264 BP/ Dual 720p encode
- Camera Interface
 - Types: 1x 20-bit parallel, MIPI-CSI2 (4 lanes), three simultaneous inputs

1 (e.g., <https://www.nxp.com/products/processors-and-microcontrollers/arm-based->
2 [processors-and-mcus/i.mx-applications-processors/i.mx-6-processors/i.mx-6quad-](https://www.nxp.com/products/processors-and-microcontrollers/arm-based-)
3 [processors-high-performance-3d-graphics-hd-video-arm-cortex-a9-core:i.MX6Q](https://www.nxp.com/products/processors-and-microcontrollers/arm-based-)).
4

5 37. Plaintiff has been damaged as a result of Defendant's infringing conduct.
6 Defendant is thus liable to Plaintiff for damages in an amount that adequately compensates
7 Plaintiff for such Defendant's infringement of the '434 patent, *i.e.*, in an amount that by law
8 cannot be less than would constitute a reasonable royalty for the use of the patented
9 technology, together with interest and costs as fixed by this Court under 35 U.S.C. § 284.

10 38. On information and belief, Defendant has had at least constructive notice of
11 the '434 patent by operation of law, and there are no marking requirements that have not
12 been complied with.
13

14 **IV. JURY DEMAND**

15 Plaintiff, under Rule 38 of the Federal Rules of Civil Procedure, requests a trial by
16 jury of any issues so triable by right.

17 **V. PRAYER FOR RELIEF**

18 WHEREFORE, Plaintiff respectfully requests that the Court find in its favor and
19 against Defendant, and that the Court grant Plaintiff the following relief:
20

- 21 a. Judgment that one or more claims of United States Patent No. 6,289,434
22 have been infringed, either literally and/or under the doctrine of equivalents,
by Defendant;
- 23 b. Judgment that Defendant account for and pay to Plaintiff all damages to and
24 costs incurred by Plaintiff because of Defendant's infringing activities and
25 other conduct complained of herein, and an accounting of all infringements
and damages not presented at trial;
- 26 c. That Plaintiff be granted pre-judgment and post-judgment interest on the
27 damages caused by Defendant's infringing activities and other conduct
28 complained of herein; and

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

d. That Plaintiff be granted such other and further relief as the Court may deem just and proper under the circumstances.

November 26, 2019

Respectfully Submitted,

By /s/Philip P. Mann
Philip P. Mann, WSBA No: 28860
MANN LAW GROUP PLLC
107 Spring St.
Seattle, Washington 98104
(206) 436-0900
Fax (866) 341-5140
phil@mannlawgroup.com

David R. Bennett
(Application for Admission Pro Hac
Vice to be filed)
Direction IP Law
P.O. Box 14184
Chicago, IL 60614-0184
(312) 291-1667
dbennett@directionip.com

Attorneys for Plaintiff Altair Logix LLC