

Steven W. Ritcheson, Esq. (SBN 174062)
INSIGHT, PLC
578 Washington Blvd., #503
Marina del Rey, CA 90292
Telephone: (818) 744-8714
Fax: (818) 337-0383
Email: switcheson@insightplc.com

Attorneys for Plaintiff
ALTAIR LOGIX LLC, a Texas limited liability company

**UNITED STATES DISTRICT COURT
NORTHERN DISTRICT OF CALIFORNIA
SAN FRANCISCO DIVISION**

ALTAIR LOGIX LLC,

Plaintiff,

v.

AVERMEDIA TECHNOLOGIES, INC.,

Defendant.

PATENT

Case No. _____

**ORIGINAL COMPLAINT FOR
PATENT INFRINGEMENT
AGAINST AVERMEDIA
TECHNOLOGIES, INC.**

DEMAND FOR JURY TRIAL

Plaintiff Altair Logix LLC files this Original Complaint for Patent Infringement against AVerMedia Technologies, Inc. and would respectfully show the Court as follows:

I. THE PARTIES

1. Plaintiff Altair Logix LLC (“Altair Logix” or “Plaintiff”) is a Texas limited liability company having an address of 15922 Eldorado Pkwy, Suite 500 #1513, Frisco, TX 75035.

2. On information and belief, Defendant AVerMedia Technologies, Inc. (“Defendant”) is a California corporation and has a place of business at 4038 Clipper Court Fremont, CA 94538. Defendant’s registered agent is Incorp Services, Inc., 5716 Corsa Ave., Suite 110, Westlake Village, CA 91362.

II. JURISDICTION AND VENUE

3. This action arises under the patent laws of the United States, Title 35 of the United States Code. This Court has subject matter jurisdiction of such action under 28 U.S.C. §§ 1331 and 1338(a).

4. On information and belief, Defendant is subject to this Court's specific and general personal jurisdiction, pursuant to due process and the California Long-Arm Statute, due at least to its business in this forum, including at least a portion of the infringements alleged herein. Furthermore, Defendant is subject to this Court's specific and general personal jurisdiction because Defendant has a place of business within this District.

5. Without limitation, on information and belief, within this State and this District, Defendant has used the patented inventions thereby committing, and continuing to commit, acts of patent infringement alleged herein. In addition, on information and belief, Defendant has derived revenues from its infringing acts occurring within California and the Northern District of California. Further, on information and belief, Defendant is subject to the Court's general jurisdiction, including from regularly doing or soliciting business, engaging in other persistent courses of conduct, and deriving substantial revenue from goods and services provided to persons or entities in California and the Northern District of California. Further, on information and belief, Defendant is subject to the Court's personal jurisdiction at least due to its sale of products and/or services within California and the Northern District of California. Defendant has committed such purposeful acts and/or transactions in California and the Northern District of California such that it reasonably should know and expect that it could be haled into this Court as a consequence of such activity.

6. Venue is proper in this district under 28 U.S.C. § 1400(b). On information and belief, Defendant is a California corporation and thus resides in California. Defendant also has a

1 place of business within this District. On information and belief, from and within this District
2 Defendant has committed at least a portion of the infringements at issue in this case.

3 7. For these reasons, personal jurisdiction exists and venue is proper in this Court
4 under 28 U.S.C. § 1400(b).

5
6 **III. COUNT I**
(PATENT INFRINGEMENT OF UNITED STATES PATENT NO. 6,289,434)

7 8. Plaintiff incorporates the above paragraphs herein by reference.

8 9. On September 11, 2001, United States Patent No. 6,289,434 (“the ‘434 Patent”)
9 was duly and legally issued by the United States Patent and Trademark Office. The application
10 leading to the ‘434 patent was filed on February 27, 1998. (Ex. A at cover).

11 10. The ‘434 Patent is titled “Apparatus and Method of Implementing Systems on
12 Silicon Using Dynamic-Adaptive Run-Time Reconfigurable Circuits for Processing Multiple,
13 Independent Data and Control Streams of Varying Rates.” A true and correct copy of the ‘434
14 Patent is attached hereto as Exhibit A and incorporated herein by reference.

15 11. Plaintiff is the assignee of all right, title and interest in the ‘434 patent, including
16 all rights to enforce and prosecute actions for infringement and to collect damages for all
17 relevant times against infringers of the ‘434 Patent. Accordingly, Plaintiff possesses the
18 exclusive right and standing to prosecute the present action for infringement of the ‘434 Patent
19 by Defendant.

20 12. The invention in the ‘434 Patent relates to the field of runtime reconfigurable
21 dynamic-adaptive digital circuits which can implement a myriad of digital processing functions
22 related to systems control, digital signal processing, communications, image processing, speech
23 and voice recognition or synthesis, three-dimensional graphics rendering, and video processing.
24 (Ex. A at col. 1:32-38). The object of the invention is to provide a new method and apparatus for
25 implementing systems on silicon or other chip material which will enable the user a means for
26
27
28

1 achieving the performance of fixed-function implementations at a lower cost. (*Id.* at col. 2:64 –
2 col. 3:1).

3 13. The most common method of implementing various functions on an integrated
4 circuit is by specifically designing the function or functions to be performed by placing on
5 silicon an interconnected group of digital circuits in a non-modifiable manner (hard-wired or
6 fixed function implementation). (*Id.* at col. 1:42-47). These circuits are designed to provide the
7 fastest possible operation of the circuit in the least amount of silicon area. (*Id.* at col. 1:47-49).
8 In general, these circuits are made up of an interconnection of various amounts of random-access
9 memory and logic circuits. (*Id.* at col. 1:49-51). Complex systems on silicon are broken up into
10 separate blocks and each block is designed separately to only perform the function that it was
11 intended to do. (*Id.* at col. 1:51-54). Each block has to be individually tested and validated, and
12 then the whole system has to be tested to make sure that the constituent parts work together. (*Id.*
13 at col. 1:54-56). This process is becoming increasingly complex as we move into future
14 generations of single-chip system implementations. (*Id.* at col. 1:57-59). Systems implemented
15 in this way generally tend to be the highest performing systems since each block in the system
16 has been individually tuned to provide the expected level of performance. (*Id.* at col. 1:59-62).
17 This method of implementation may be the smallest (cheapest in terms of silicon area) method
18 when compared to three other distinct ways of implementing such systems. (*Id.* at col. 1:62-65).
19 Each of the other three have their problems and generally do not tend to be the most cost-
20 effective solution. (*Id.* at col. 1:65-67).

21 14. The first way is implemented in software using a microprocessor and associated
22 computing system, which can be used to functionally implement any system. (*Id.* at col. 2:1-2).
23 However, such systems would not be able to deliver real-time performance in a cost-effective
24 manner for the class of applications that was described above. (*Id.* at col. 2:3-5). Their use is
25
26
27
28

1 best for modeling the subsequent hard-wired/fixed-function system before considerable design
2 effort is put into the system design. (*Id.* at col. 2:5-8).

3 15. The second way of implementing such systems is by using an ordinary digital
4 signal processor (DSP). (*Id.* at col. 2:9-10). This class of computing machines is useful for real-
5 time processing of certain speech, audio, video and image processing problems and in certain
6 control functions. (*Id.* at col. 2:10-13). However, they are not cost-effective when it comes to
7 performing certain real time tasks which do not have a high degree of parallelism in them or
8 tasks that require multiple parallel threads of operation such as three-dimensional graphics. (*Id.*
9 at col. 2:13-17).

10 16. The third way of implementing such systems is by using field programmable gate
11 arrays (FPGA). (*Id.* at col. 2:18-19). These devices are made up of a two-dimensional array of
12 fine grained logic and storage elements which can be connected together in the field by
13 downloading a configuration stream which essentially routes signals between these elements.
14 (*Id.* at col. 2:19-23). This routing of the data is performed by pass-transistor logic. (*Id.* at col.
15 2:24-25). FPGAs are by far the most flexible of the three methods mentioned. (*Id.* at col. 2:25-
16 26). The problem with trying to implement complex real-time systems with FPGAs is that
17 although there is a greater flexibility for optimizing the silicon usage in such devices, the
18 designer has to trade it off for increase in cost and decrease in performance. (*Id.* at col. 2:26-30).
19 The performance may (in some cases) be increased considerably at a significant cost, but still
20 would not match the performance of hard-wired fixed function devices. (*Id.* at col. 2:30-33).

21 17. These three ways do not reduce the cost or increase the performance over fixed-
22 function systems. (*Id.* at col. 2:35-37). In terms of performance, fixed-function systems still
23 outperform the three ways for the same cost. (*Id.* at col. 2:37-39).

1 18. The three systems can theoretically reduce cost by removing redundancy from the
2 system. (*Id.* at col. 2:40-41). Redundancy is removed by re-using computational blocks and
3 memory. (*Id.* at col. 2:41-42). The only problem is that these systems themselves are
4 increasingly complex, and therefore, their computational density when compared with fixed-
5 function devices is very high. (*Id.* at col. 2:42-45).

6
7 19. Most systems on silicon are built up of complex blocks of functions that have
8 varying data bandwidth and computational requirements. (*Id.* at col. 2:46-48). As data and
9 control information moves through the system, the processing bandwidth varies enormously.
10 (*Id.* at col. 2:48-50). Regardless of the fact that the bandwidth varies, fixed-function systems
11 have logic blocks that exhibit a “temporal redundancy” that can be exploited to drastically reduce
12 the cost of the system. (*Id.* at col. 2:50-53). This is true, because in fixed function
13 implementations all possible functional requirements of the necessary data processing must be
14 implemented on the silicon regardless of the final application of the device or the nature of the
15 data to be processed. (*Id.* at col. 2:53-57). Therefore, if a fixed function device must adaptively
16 process data, then it must commit silicon resources to process all possible flavors of the data.
17 (*Id.* at col. 2:58-60). Furthermore, state-variable storage in all fixed function systems are
18 implemented using area inefficient storage elements such as latches and flip-flops. (*Id.* at col.
19 2:60-63).

20
21
22 20. The inventors therefore sought to provide a new apparatus for implementing
23 systems on a chip that will enable the user to achieve performance of fixed-function
24 implementation at a lower cost. (*Id.* at col. 2:64 – col. 3:1). The lower cost is achieved by
25 removing redundancy from the system. (*Id.* at col. 3:1-2). The redundancy is removed by re-
26 using groups of computational and storage elements in different configurations. (*Id.* at col. 3:2-
27 4). The cost is further reduced by employing only static or dynamic ram as a means for holding
28


1 the state of the system. (*Id.* at col. 3:4-6). This invention provides a way for effectively adapting
2 the configuration of the circuit to varying input data and processing requirements. (*Id.* at col. 3:6-
3 8). All of this reconfiguration can take place dynamically in run-time without any degradation of
4 performance over fixed-function implementations. (*Id.* at col. 3:8-11).

5
6 21. The present invention is therefore an apparatus for adaptively dynamically
7 reconfiguring groups of computations and storage elements in run-time to process multiple
8 separate streams of data and control at varying rates. (*Id.* at col. 3:14-18). The ‘434 patent refers
9 to the aggregate of the dynamically reconfigurable computational and storage elements as a
10 “media processing unit.”

11 22. The claimed apparatus has addressable memory for storing data and a plurality of
12 instructions that can be provided through a plurality of inputs/outputs that is couple to the
13 input/output of a plurality of media processing units. (*Id.* at col. 55:21-30). The media
14 processing unit comprises a multiplier, an arithmetic unit, and arithmetic logic unit and a bit
15 manipulation unit. (*Id.* at col. 55:31 – col. 56:20). The ‘434 patent provides examples to explain
16 each of the parts of the media processing unit. (*Id.* at col. 16:27-61 (multiplier and adder); *Id.* at
17 col. 16:62 – col. 17:1-9 (arithmetic logic unit); and *Id.* at col. 17:10 – col. 17:43 (bit
18 manipulation unit)). Each of the parts has a data input coupled to the media processing unit
19 input/output, an instruction input coupled to the mediate processing unit input/output, and a data
20 output coupled to the mediate processing unit input/output. (*Id.* at col. 55:31 – col. 56:20).
21 Furthermore, the arithmetic logic unit must be capable of operating concurrently with either the
22 multiplier and arithmetic unit. (*Id.* at col. 56:6-12). And the bit manipulation unit must be
23 capable of operating concurrently with the arithmetic logic unit and at least either the multiplier
24 or the arithmetic unit. (*Id.* at col. 56:13-20). Each of the plurality of media processing units
25 must be capable of performing an operating simultaneously with the performance of other
26
27
28

operations by other media processing units. (*Id.* at col. 56:21-24). An operation comprises the media processing unit receiving an instruction and data from memory, processing the data responsive to the instruction to produce a result, and providing the result to the media processor input/output. (*Id.* at col. 56:26-33).

23. An exemplary block diagram of the claimed systems is shown in Figure 3 of the '434 patent:



(*Id.* at Fig. 3). Exemplary architecture and coding for the apparatus is disclosed in the '599 patent. (*E.g., Id.* at col. 16:15 – col. 52:20; Figs. 9 – 106).

24. As further demonstrated by the prosecution history of the '434 patent, the claimed invention in the '434 patent was unconventional. Claim 1 of the '434 patent was an originally


1 filed claim that issued without any amendment. There was no rejection in the prosecution
2 history contending that claim 1 was anticipated by any prior art.

3 25. A key element behind the invention is one of reconfigurability and reusability.
4 (*Id.* at col. 13:26-27). Each apparatus is therefore made up of very high-speed core elements that
5 on a pipelined basis can be configured to form a more complex function. (*Id.* at col. 13:27-30).
6 This leads to a lower gate count, thereby giving a smaller die size and ultimately a lower cost.
7 (*Id.* at col. 13:30-31). Since the apparatuses are virtually identical to each other, writing software
8 becomes very easy. (*Id.* at col. 13:32-33). The RISC-like nature of each of the media processing
9 units also allows for a consistent hardware platform for simple operating system and driver
10 development. (*Id.* at col. 13:33-36). Any one of the media processing units can take on a
11 supervisory role and act as a central controller if necessary. (*Id.* at col. 13:36-37). This can be
12 very useful in set top applications where a controlling CPU may not be necessary, further
13 reducing system cost. (*Id.* at col. 13:37-40). The claimed apparatus is therefore an
14 unconventional way of implementing processors that can achieve the performance of fixed-
15 function implementations at a lower cost. (*Id.* at col. 2:64 – col. 3:11).

18 26. **Direct Infringement.** Upon information and belief, Defendant has been directly
19 infringing claims of the ‘434 patent in California and the Northern District of California, and
20 elsewhere in the United States, by making, using, selling, and/or offering for sale an apparatus
21 for processing data for media processing that satisfies each and every limitation of claim 1,
22 including without limitation the ACMT6-TK1 (“Accused Instrumentality”). (*E.g.*,
23 http://ftp2.avermedia.com/ACMT6-TK1/DS_ACMT6-TK1_%2020160519.pdf;
24 <https://www.notebookcheck.net/NVIDIA-Tegra-K1-SoC.108310.0.html>).

26 27. The Accused Instrumentality comprises an addressable memory (*e.g.*, memory
27 system of the Accused Instrumentality) for storing the data, and a plurality of instructions, and
28

1 having a plurality of input/outputs, each said input/output for providing and receiving at least one
 2 selected from the data and the instructions. As shown below, the Accused Instrumentality
 3 comprises a memory system which is coupled to multicore ARM processors through multiple
 4 internal inputs/outputs. The memory system provides instructions and stored data for processing
 5 and receives processed data.
 6



25 (E.g., http://ftp2.avermedia.com/ACMT6-TK1/DS_ACMT6-TK1_%2020160519.pdf).

26

27


28

Specifications

Processor	NVIDIA Tegra K1 4-Plus-1 ARM Cortex-A15™r3"	Serial Port	4x UARTs (1x 1.8V and 3x 3.3V)
Graphics	NVIDIA Keler GPU with 192 CUDA cores 325 GFLOPS	Other Interface	1x I2C Bus 1x SM Bus 4x GPI, 4x GPO SPI Interface Watch Dog Timer Real Time Clock Power Management Signals Thermal/FAN Management Onboard FAN connector
Memory	2GB DDR3L	Power Supply	+12VDC
Mass Storage	16GB eMMC4.51 Flash 1x serial ATA interface (3Gb/s) 1x micro SD slot	Operating Temperature	0°C ~ +55°C (standard version) -20°C ~ +70°C (optional)
Video Interface	Single Channel 18/24 bit LVDS or eDP HDMI 2x MIPI CSI	Operating Humidity	10% ~ 90%
Audio	1x HD Audio 1x Mic-in (pin header) 1x Line-out (pin header) or 1x I2S	Storage Temperature	-40°C ~ +125°C
LAN Port	1x Gigabyte Ethernet	Dimensions	COM Express Compact, Type 6 95 mm x 95 mm
USB	5x USB2.0 Host Ports (1 for OTG) 1x USB3.0 Host Port		
PCI Express	1x Half Mini-PCIe Slot		

(Id.).

Signal Connection Diagram




(Id.).

Processor


As with the **Tegra 4**, NVIDIA uses **four ARM Cortex A15 cores** as the main processing power for the Tegra K1. In addition to this, a further lower-clocked "companion core" is used to save power. Compared to the Tegra 4, Tegra K1 uses a newer revision of the A15 architecture (r3) and clocks the main cores up to **2.3 GHz** - much higher than the 1.8 GHz or 1.9 GHz Tegra 4. Furthermore, NVIDIA claims up to 40% more performance at the same power compared to the previous generation. The companion core can run up to 1 GHz independently from the 4 main cores, but is typically clocked at 500 MHz for lower consumption. It is used only for power-saving purposes and not for additional performance.

(<https://www.notebookcheck.net/NVIDIA-Tegra-K1-SoC.108310.0.html>).

Figure 2-1 shows a block diagram of the Cortex-A15 processor.




1.3 Tegra K1 Block Diagram



(E.g.,

http://developer.download.nvidia.com/embedded/jetson/TK1/docs/3_HWDesignDev/TegraK1_Embedded_DG_v03.pdf).

Figure 2-1 shows a block diagram of the Cortex-A15 processor.



(E.g., http://infocenter.arm.com/help/topic/com.arm.doc.ddi0438c/DDI0438C_cortex_a15_r2p0_t_rm.pdf).

Background

The NEON subsystem is an advanced SIMD (Single Instruction, Multiple Data) processing unit. This means that it can apply a single type of instruction to many pieces of data at one time in parallel. This is extremely helpful when it comes to media processing such as audio/video filters and codecs.

The NEON system is NOT the floating point unit of the ARM processor. There is separate FPU known as the VFP system. They use the same register space but this is taken care of by the compiler/kernel. There are a few differences between the NEON and VFP systems such as: NEON does not support double-precision floating point numbers, NEON only works on vectors and does not support advanced operations such as square root and divide.

(e.g., <http://www.add.ece.ufl.edu/4924/docs/arm/ARM%20NEON%20Development.pdf>).

29. The Accused Instrumentality comprises media processors with each processor comprising a multiplier (e.g., an Integer MUL or FP MUL) having a data input coupled to the


media processing unit input/output, an instruction input coupled to the media processing unit input/output, and a data output coupled to the media processing unit input/output. As shown below, the Accused Instrumentality comprises a Quad Arm cortex-A15 core processor, each processor comprises a NEON media coprocessor and acts as a media processing unit. NEON media coprocessor comprises a multiplier which is coupled to the inputs/outputs of the processor. Upon information and belief, the multiplier comprises a data input, an instruction input, and a data output coupled to the input/output of the processor.

Specifications

Processor	NVIDIA Tegra K1 4-Plus-1 ARM Cortex-A15™r3"	Serial Port	4x UARTs (1x 1.8V and 3x 3.3V)
Graphics	NVIDIA Kelper GPU with 192 CUDA cores 325 GFLOPS	Other Interface	1x I2C Bus 1x SM Bus 4x GPI, 4x GPO SPI Interface Watch Dog Timer Real Time Clock Power Management Signals Thermal/FAN Management Onboard FAN connector
Memory	2GB DDR3L	Power Supply	+12VDC
Mass Storage	16GB eMMC4.51 Flash 1x serial ATA interface (3Gb/s) 1x micro SD slot	Operating Temperature	0°C ~ +55°C (standard version) -20°C ~ +70°C (optional)
Video Interface	Single Channel 18/24 bit LVDS or eDP HDMI 2x MIPI CSI	Operating Humidity	10% ~ 90%
Audio	1x HD Audio 1x Mic-in (pin header) 1x Line-out (pin header) or 1x I2S	Storage Temperature	-40°C ~ +125°C
LAN Port	1x Gigabyte Ethernet	Dimensions	COM Express Compact, Type 6 95 mm x 95 mm
USB	5x USB2.0 Host Ports (1 for OTG) 1x USB3.0 Host Port		
PCI Express	1x Half Mini-PCIe Slot		


(E.g., http://ftp2.avermedia.com/ACMT6-TK1/DS_ACMT6-TK1_%2020160519.pdf).

1.3 Tegra K1 Block Diagram




(http://developer.download.nvidia.com/embedded/jetson/TK1/docs/3_HWDesignDev/TegraK1_Embedded_DG_v03.pdf).

Figure 2-1 shows a block diagram of the Cortex-A15 processor.




(http://infocenter.arm.com/help/topic/com.arm.doc.ddi0438c/DDI0438C_cortex_a15_r2p0_trm.pdf).




(E.g., <http://www.add.ece.ufl.edu/4924/docs/arm/ARM%20NEON%20Development.pdf>).

30. The Accused Instrumentality comprises media processors with each processor comprising an arithmetic unit (e.g., an FP ADD) having a data input coupled to the media processing unit input/output, an instruction input coupled to the media processing unit input/output, and a data output coupled to the media processing unit input/output. As shown below, the Accused Instrumentality comprises a Quad Arm cortex-A15 core processor, each processor comprises a NEON media coprocessor and acts as a media processing unit. NEON media coprocessor comprises an arithmetic unit which is coupled to the inputs/outputs of the processor. Upon information and belief, the arithmetic unit comprises a data input, an instruction input, and a data output coupled to the input/output of the processor.



(E.g., <http://www.add.ece.ufl.edu/4924/docs/arm/ARM%20NEON%20Development.pdf>).


31. The Accused Instrumentality comprises media processors with each processor comprising an arithmetic logic unit (e.g., an ALU) having a data input coupled to the media processing unit input/output, an instruction input coupled to the media processing unit input/output, and a data output coupled to the media processing unit input/output, capable of operating concurrently with at least one selected from the multiplier (e.g., an Integer MUL or FP MUL) and arithmetic unit (e.g., a FP ADD). As shown below, the Accused Instrumentality comprises a Quad Arm cortex-A15 core processor, each processor comprises a NEON media coprocessor and acts as a media processing unit. NEON media coprocessor comprises an arithmetic logical unit which is coupled to the inputs/outputs of the processor. Upon information and belief, the arithmetic logical unit comprises a data input, an instruction input, and a data output coupled to the input/output of the processor. Upon information and belief, the arithmetic logical unit (e.g., the Integer ALU) is capable of operating concurrently with at least one selected from the multiplier (e.g., the Integer MUL or FP MUL) and arithmetic unit (e.g., the FP ADD).



(E.g., <http://www.add.ece.ufl.edu/4924/docs/arm/ARM%20NEON%20Development.pdf>).

32. The Accused Instrumentality comprises media processors with each processor comprising a bit manipulation unit (e.g., an Integer Shift unit) having a data input coupled to the media processing unit input/output, an instruction input coupled to the media processing unit input/output, and a data output coupled to the media processing unit input/output, capable of operating concurrently with the arithmetic logic unit (e.g., an Integer ALU) and at least one selected from the multiplier (e.g., an Integer MUL or FP MUL) and arithmetic unit (e.g., a FP ADD). As shown below, the Accused Instrumentality comprises a Quad Arm cortex-A15 core processors, each processor comprising a NEON media coprocessor that acts as a media processing unit. The NEON media coprocessor comprises an integer shift unit (i.e., bit manipulation unit) which is coupled to the inputs/outputs of the processor. Upon information and belief, the integer shift unit (i.e., bit manipulation unit) comprises a data input, an instruction input, and a data output coupled to the input/output of the processor. Upon information and belief, the integer shift unit (i.e., bit manipulation unit) is capable of operating concurrently with

the arithmetic logic unit (e.g., the Integer ALU) and at least one selected from the multiplier (e.g., the Integer MUL or FP MUL) and arithmetic unit (e.g., the FP ADD).



(E.g., <http://www.add.ece.ufl.edu/4924/docs/arm/ARM%20NEON%20Development.pdf>).


33. The Accused Instrumentality comprises a plurality of media processors (e.g., Quad Arm cortex-A15 core processors) for performing at least one operation, simultaneously with the performance of other operations by other media processing units (e.g., other ARM cortex-A15 core processors on the same chip).

Specifications

Processor	NVIDIA Tegra K1 4-Plus-1 ARM Cortex-A15™r3"	Serial Port	4x UARTs (1x 1.8V and 3x 3.3V)
Graphics	NVIDIA Kelper GPU with 192 CUDA cores 325 GFLOPS	Other Interface	1x I2C Bus 1x SM Bus 4x GPI, 4x GPO SPI Interface Watch Dog Timer Real Time Clock Power Management Signals Thermal/FAN Management Onboard FAN connector
Memory	2GB DDR3L	Power Supply	+12VDC
Mass Storage	16GB eMMC4.51 Flash 1x serial ATA interface (3Gb/s) 1x micro SD slot	Operating Temperature	0°C ~ +55°C (standard version) -20°C ~ +70°C (optional)
Video Interface	Single Channel 18/24 bit LVDS or eDP HDMI 2x MIPI CSI	Operating Humidity	10% ~ 90%
Audio	1x HD Audio 1x Mic-in (pin header) 1x Line-out (pin header) or 1x I2S	Storage Temperature	-40°C ~ +125°C
LAN Port	1x Gigabyte Ethernet	Dimensions	COM Express Compact, Type 6 95 mm x 95 mm
USB	5x USB2.0 Host Ports (1 for OTG) 1x USB3.0 Host Port		
PCI Express	1x Half Mini-PCIe Slot		


(e.g., http://ftp2.avermedia.com/ACMT6-TK1/DS_ACMT6-TK1_%2020160519.pdf).

1.3 Tegra K1 Block Diagram



(E.g., http://developer.download.nvidia.com/embedded/jetson/TK1/docs/3_HWDDesignDev/TegraK1_Embedded_DG_v03.pdf).

Figure 2-1 shows a block diagram of the Cortex-A15 processor.



(http://infocenter.arm.com/help/topic/com.arm.doc.ddi0438c/DDI0438C_cortex_a15_r2p0_trm.pdf).

Background

The NEON subsystem is an advanced SIMD (Single Instruction, Multiple Data) processing unit. This means that it can apply a single type of instruction to many pieces of data at one time in parallel. This is extremely helpful when it comes to media processing such as audio/video filters and codecs.


The NEON system is NOT the floating point unit of the ARM processor. There is separate FPU known as the VFP system. They use the same register space but this is taken care of by the compiler/kernel. There are a few differences between the NEON and VFP systems such as: NEON does not support double-precision floating point numbers, NEON only works on vectors and does not support advanced operations such as square root and divide.

(E.g., <http://www.add.ece.ufl.edu/4924/docs/arm/ARM%20NEON%20Development.pdf>).

34. The Accused Instrumentality comprises a plurality of media processors (e.g., Quad Arm cortex-A15 core processors), each processor receiving at the media processor


input/output an instruction and data from the memory, and processing the data responsive to the instruction received to produce at least one result. As shown below, each ARM cortex-A15 core media processor comprises a NEON media coprocessor which receives instructions and data from memory and processes the data responsive to the instruction received in order to produce a result.

1.3 Tegra K1 Block Diagram




(http://developer.download.nvidia.com/embedded/jetson/TK1/docs/3_HWDesignDev/TegraK1_Embedded_DG_v03.pdf).

Figure 2-1 shows a block diagram of the Cortex-A15 processor.



(E.g., http://infocenter.arm.com/help/topic/com.arm.doc.ddi0438c/DDI0438C_cortex_a15_r2p0_t rm.pdf).




(E.g., <http://www.add.ece.ufl.edu/4924/docs/arm/ARM%20NEON%20Development.pdf>).

35. The Accused Instrumentality comprises a plurality of media processors (e.g., Quad Arm cortex-A15 core processors), each processor providing at least one of the at least one result at the media processor input/output. (*Supra* ¶34).

ACMT6-TK1

Tegra TK1 COM Express Compact Type 6



Features

- Powered by NVIDIA Tegra K1 processor, ACMT6-TK1 is inherited by an combination of 192 supercomputer-class GPU cores, incredible graphics horsepower, and extraordinary power efficiency.
- Comply to the form factors of COM Express Compact Type 6, ACMT6-TK1 can be easily deployed for the embedded applications.
- Built on NVIDIA Kepler™ and supported by NVIDIA CUDA GPU computing language, ACMT6-TK1 is perfectly designed for the embedded world, such as medical imaging, facial recognition, augmented reality, automotive application, drone and robot vision system, and advanced driver assistance system.


(E.g., http://ftp2.avermedia.com/ACMT6-TK1/DS_ACMT6-TK1_%2020160519.pdf).

Specifications

Processor	NVIDIA Tegra K1 4-Plus-1 ARM Cortex-A15™r3"	Serial Port	4x UARTs (1x 1.8V and 3x 3.3V)
Graphics	NVIDIA Keler GPU with 192 CUDA cores 325 GFLOPS	Other Interface	1x I2C Bus 1x SM Bus 4x GPI, 4x GPO SPI Interface Watch Dog Timer Real Time Clock Power Management Signals Thermal/FAN Management Onboard FAN connector
Memory	2GB DDR3L	Power Supply	+12VDC
Mass Storage	16GB eMMC4.51 Flash 1x serial ATA interface (3Gb/s) 1x micro SD slot	Operating Temperature	0°C ~ +55°C (standard version) -20°C ~ +70°C (optional)
Video Interface	Single Channel 18/24 bit LVDS or eDP HDMI 2x MIPI CSI	Operating Humidity	10% ~ 90%
Audio	1x HD Audio 1x Mic-in (pin header) 1x Line-out (pin header) or 1x I2S	Storage Temperature	-40°C ~ +125°C
LAN Port	1x Gigabyte Ethernet	Dimensions	COM Express Compact, Type 6 95 mm x 95 mm
USB	5x USB2.0 Host Ports (1 for OTG) 1x USB3.0 Host Port		
PCI Express	1x Half Mini-PCIe Slot		

(Id.).

Signal Connection Diagram




(http://ftp2.avermedia.com/ACMT6-TK1/DS_ACMT6-TK1_%2020160519.pdf).

As with the **Tegra 4**, NVIDIA uses **four ARM Cortex A15 cores** as the main processing power for the Tegra K1. In addition to this, a further lower-clocked "companion core" is used to save power. Compared to the Tegra 4, Tegra K1 uses a newer revision of the A15 architecture (r3) and clocks the main cores up to **2.3 GHz** - much higher than the 1.8 GHz or 1.9 GHz Tegra 4. Furthermore, NVIDIA claims up to 40% more performance at the same power compared to the previous generation. The companion core can run up to 1 GHz independently from the 4 main cores, but is typically clocked at 500 MHz for lower consumption. It is used only for power-saving purposes and not for additional performance.

Figure 2-1 shows a block diagram of the Cortex-A15 processor.



(E.g., http://infocenter.arm.com/help/topic/com.arm.doc.ddi0438c/DDI0438C_cortex_a15_r2p0_t.html).



(E.g., <http://www.add.ece.ufl.edu/4924/docs/arm/ARM%20NEON%20Development.pdf>).

36. Plaintiff has been damaged as a result of Defendant's infringing conduct. Defendant is thus liable to Plaintiff for damages in an amount that adequately compensates Plaintiff for such Defendant's infringement of the '434 patent, *i.e.*, in an amount that by law cannot be less than would constitute a reasonable royalty for the use of the patented technology, together with interest and costs as fixed by this Court under 35 U.S.C. § 284.

37. On information and belief, Defendant has had at least constructive notice of the '434 patent by operation of law, and there are no marking requirements that have not been complied with.

IV. PRAYER FOR RELIEF

WHEREFORE, Plaintiff respectfully requests that the Court find in its favor and against Defendant, and that the Court grant Plaintiff the following relief:

- a. Judgment that one or more claims of United States Patent No. 6,289,434 have been infringed, either literally and/or under the doctrine of equivalents, by Defendant;
- b. Judgment that Defendant account for and pay to Plaintiff all damages to and costs incurred by Plaintiff because of Defendant's infringing activities and other conduct complained of herein, and an accounting of all infringements and damages not presented at trial;
- c. That Plaintiff be granted pre-judgment and post-judgment interest on the damages caused by Defendant's infringing activities and other conduct complained of herein;
- d. That Plaintiff be granted such other and further relief as the Court may deem just and proper under the circumstances.

November 30, 2020

By /s/Steven W. Ritcheson
 Steven W. Ritcheson, Esq. (SBN 174062)
 INSIGHT, PLC
 578 Washington Blvd., #503
 Marina del Rey, CA 90292
 Telephone: (818) 744-8714
 Fax: (818) 337-0383
 Email: swritcheson@insightplc.com

OF COUNSEL:

David R. Bennett
 (Application for Admission *Pro Hac Vice* to
 be filed)
 Direction IP Law
 P.O. Box 14184
 Chicago, IL 60614-0184
 (312) 291-1667
 dbennett@directionip.com

Attorneys for Plaintiff Altair Logix LLC

JURY DEMAND

Plaintiff, under Rule 38 of the Federal Rules of Civil Procedure, requests a trial by jury of any issues so triable by right.

November 30, 2020

By /s/Steven W. Ritcheson
Steven W. Ritcheson, Esq. (SBN 1674062)
INSIGHT, PLC
578 Washington Blvd., #503
Marina del Rey, CA 90292
Telephone: (818) 744-8714
Fax: (818) 337-0383
Email: switcheson@insightplc.com

OF COUNSEL:

David R. Bennett
(Application for Admission *Pro Hac Vice* to
be filed)
Direction IP Law
P.O. Box 14184
Chicago, IL 60614-0184
(312) 291-1667
dbennett@directionip.com

Attorneys for Plaintiff Altair Logix LLC