	Case 3:20-cv-08414 Document 1 F	iled 11/30/20 Page 1 of 33				
1	Steven W. Ritcheson, Esq. (SBN 174062)					
2	INSIGHT, PLC 578 Washington Blvd., #503					
3	Marina del Rey, CA 90292 Telephone: (818) 744-8714					
4	Fax: (818) 337-0383					
5	Email: swritcheson@insightplc.com					
6	Attorneys for Plaintiff ALTAIR LOGIX LLC, a Texas limited liability company					
7						
8		DISTRICT COURT ICT OF CALIFORNIA				
9						
10	SAN FRANCI	SCO DIVISION				
11	ALTAIR LOGIX LLC,	PATENT				
12	Plaintiff,	Case No				
13	V.	ORIGINAL COMPLAINT FOR				
14	AVERMEDIA TECHNOLOGIES, INC.,	PATENT INFRINGEMENT AGAINST AVERMEDIA				
15	Defendant.	TECHNOLOGIES, INC.				
16		DEMAND FOR JURY TRIAL				
17	Plaintiff Altair Logix LLC files this Original Complaint for Patent Infringement against					
18	AVerMedia Technologies, Inc. and would respectfully show the Court as follows:					
19	I. <u>THE PARTIES</u>					
20	1. Plaintiff Altair Logix LLC ("Altair Logix" or "Plaintiff") is a Texas limited					
21	liability company having an address of 15922 Eldorado Pkwy, Suite 500 #1513, Frisco, TX					
22 23	75035.					
23 24		Defendant AVerMedia Technologies, Inc.				
25						
26	("Defendant") is a California corporation and has a place of business at 4038 Clipper Court					
27	Fremont, CA 94538. Defendant's registered agent is Incorp Services, Inc., 5716 Corsa Ave.,					
28	Suite 110, Westlake Village, CA 91362.					
20		1 -				
	ORIGINAL COMPLAINT FOR PATENT INFRINGEMENT AGAINST AVERMEDIA TECHNOLOGIES, INC. AND JURY DEMAND					

- 1 2 3 4 5 6 7 8 9 10
- 12
- 13

II. JURISDICTION AND VENUE

3. This action arises under the patent laws of the United States, Title 35 of the United States Code. This Court has subject matter jurisdiction of such action under 28 U.S.C. §§ 1331 and 1338(a).

On information and belief, Defendant is subject to this Court's specific and 4. general personal jurisdiction, pursuant to due process and the California Long-Arm Statute, due at least to its business in this forum, including at least a portion of the infringements alleged herein. Furthermore, Defendant is subject to this Court's specific and general personal jurisdiction because Defendant has a place of business within this District.

11 5. Without limitation, on information and belief, within this State and this District, Defendant has used the patented inventions thereby committing, and continuing to commit, acts of patent infringement alleged herein. In addition, on information and belief, Defendant has 14 derived revenues from its infringing acts occurring within California and the Northern District of 15 California. Further, on information and belief, Defendant is subject to the Court's general 16 17 jurisdiction, including from regularly doing or soliciting business, engaging in other persistent 18 courses of conduct, and deriving substantial revenue from goods and services provided to 19 persons or entities in California and the Northern District of California. Further, on information 20 and belief, Defendant is subject to the Court's personal jurisdiction at least due to its sale of 21 products and/or services within California and the Northern District of California. Defendant has 22 committed such purposeful acts and/or transactions in California and the Northern District of 23 24 California such that it reasonably should know and expect that it could be haled into this Court as 25 a consequence of such activity.

- 26
- 27

28

6. Venue is proper in this district under 28 U.S.C. § 1400(b). On information and belief, Defendant is a California corporation and thus resides in California. Defendant also has a

-2-

Case 3:20-cv-08414 Document 1 Filed 11/30/20 Page 3 of 33

place of bus	iness within this District. On information and belief, from and within this Dist
Defendant ha	as committed at least a portion of the infringements at issue in this case.
7.	For these reasons, personal jurisdiction exists and venue is proper in this Co
under 28 U.S	S.C. § 1400(b).
<u>(PAT</u>	III. <u>COUNT I</u> ENT INFRINGEMENT OF UNITED STATES PATENT NO. 6,289,434)
8.	Plaintiff incorporates the above paragraphs herein by reference.
9.	On September 11, 2001, United States Patent No. 6,289,434 ("the '434 Pate
was duly and	l legally issued by the United States Patent and Trademark Office. The application
leading to th	e '434 patent was filed on February 27, 1998. (Ex. A at cover).
10.	The '434 Patent is titled "Apparatus and Method of Implementing Systems
Silicon Usin	g Dynamic-Adaptive Run-Time Reconfigurable Circuits for Processing Multi
Independent	Data and Control Streams of Varying Rates." A true and correct copy of the '
Patent is atta	ched hereto as Exhibit A and incorporated herein by reference.
11.	Plaintiff is the assignee of all right, title and interest in the '434 patent, include
all rights to	enforce and prosecute actions for infringement and to collect damages for
relevant tim	es against infringers of the '434 Patent. Accordingly, Plaintiff possesses
exclusive rig	ht and standing to prosecute the present action for infringement of the '434 Pa
by Defendan	t.
12.	The invention in the '434 Patent relates to the field of runtime reconfigura
dynamic-ada	ptive digital circuits which can implement a myriad of digital processing functi
related to sy	stems control, digital signal processing, communications, image processing, spe
and voice re	cognition or synthesis, three-dimensional graphics rendering, and video process
(Ex. A at col	. 1:32-38). The object of the invention is to provide a new method and apparatus

achieving the performance of fixed-function implementations at a lower cost. (*Id.* at col. 2:64 – col. 3:1).

3

1

2

13. The most common method of implementing various functions on an integrated 4 circuit is by specifically designing the function or functions to be performed by placing on 5 silicon an interconnected group of digital circuits in a non-modifiable manner (hard-wired or 6 fixed function implementation). (Id. at col. 1:42-47). These circuits are designed to provide the 7 fastest possible operation of the circuit in the least amount of silicon area. (Id. at col. 1:47-49). 8 9 In general, these circuits are made up of an interconnection of various amounts of random-access 10 memory and logic circuits. (Id. at col. 1:49-51). Complex systems on silicon are broken up into 11 separate blocks and each block is designed separately to only perform the function that it was 12 intended to do. (Id. at col. 1:51-54). Each block has to be individually tested and validated, and 13 then the whole system has to be tested to make sure that the constituent parts work together. (Id. 14 at col. 1:54-56). This process is becoming increasingly complex as we move into future 15 generations of single-chip system implementations. (Id. at col. 1:57-59). Systems implemented 16 17 in this way generally tend to be the highest performing systems since each block in the system 18 has been individually tuned to provide the expected level of performance. (Id. at col. 1:59-62). 19 This method of implementation may be the smallest (cheapest in terms of silicon area) method 20 when compared to three other distinct ways of implementing such systems. (Id. at col. 1:62-65). 21 Each of the other three have their problems and generally do not tend to be the most cost-22 effective solution. (Id. at col. 1:65-67). 23

14. The first way is implemented in software using a microprocessor and associated
computing system, which can be used to functionally implement any system. (*Id.* at col. 2:1-2).
However, such systems would not be able to deliver real-time performance in a cost-effective
manner for the class of applications that was described above. (*Id.* at col. 2:3-5). Their use is

_ 4 .

best for modeling the subsequent hard-wired/fixed-function system before considerable design
effort is put into the system design. (*Id.* at col. 2:5-8).

3

4

5

6

7

8

9

10

15. The second way of implementing such systems is by using an ordinary digital signal processor (DSP). (*Id.* at col. 2:9-10). This class of computing machines is useful for real-time processing of certain speech, audio, video and image processing problems and in certain control functions. (*Id.* at col. 2:10-13). However, they are not cost-effective when it comes to performing certain real time tasks which do not have a high degree of parallelism in them or tasks that require multiple parallel threads of operation such as three-dimensional graphics. (*Id.* at col. 2:13-17).

11 16. The third way of implementing such systems is by using field programmable gate 12 arrays (FPGA). (Id. at col. 2:18-19). These devices are made up of a two-dimensional array of 13 fine grained logic and storage elements which can be connected together in the field by 14 downloading a configuration stream which essentially routes signals between these elements. 15 (Id. at col. 2:19-23). This routing of the data is performed by pass-transistor logic. (Id. at col. 16 17 2:24-25). FPGAs are by far the most flexible of the three methods mentioned. (Id. at col. 2:25-18 26). The problem with trying to implement complex real-time systems with FPGAs is that 19 although there is a greater flexibility for optimizing the silicon usage in such devices, the 20 designer has to trade it off for increase in cost and decrease in performance. (Id. at col. 2:26-30). 21 The performance may (in some cases) be increased considerably at a significant cost, but still 22 would not match the performance of hard-wired fixed function devices. (Id. at col. 2:30-33). 23

17. These three ways do not reduce the cost or increase the performance over fixedfunction systems. (*Id.* at col. 2:35-37). In terms of performance, fixed-function systems still
outperform the three ways for the same cost. (*Id.* at col. 2:37-39).

- 5 -

Case 3:20-cv-08414 Document 1 Filed 11/30/20 Page 6 of 33

1

18. The three systems can theoretically reduce cost by removing redundancy from the system. (*Id.* at col. 2:40-41). Redundancy is removed by re-using computational blocks and memory. (*Id.* at col. 2:41-42). The only problem is that these systems themselves are increasingly complex, and therefore, their computational density when compared with fixed-function devices is very high. (*Id.* at col. 2:42-45).

19. Most systems on silicon are built up of complex blocks of functions that have varying data bandwidth and computational requirements. (*Id.* at col. 2:46-48). As data and control information moves through the system, the processing bandwidth varies enormously. (*Id.* at col. 2:48-50). Regardless of the fact that the bandwidth varies, fixed-function systems have logic blocks that exhibit a "temporal redundancy" that can be exploited to drastically reduce the cost of the system. (*Id.* at col. 2:50-53). This is true, because in fixed function implementations all possible functional requirements of the necessary data processing must be implemented on the silicon regardless of the final application of the device or the nature of the data to be processed. (*Id.* at col. 2:53-57). Therefore, if a fixed function device must adaptively process data, then it must commit silicon resources to process all possible flavors of the data. (*Id.* at col. 2:58-60). Furthermore, state-variable storage in all fixed function systems are implemented using area inefficient storage elements such as latches and flip-flops. (*Id.* at col. 2:60-63).

22 20. The inventors therefore sought to provide a new apparatus for implementing 23 systems on a chip that will enable the user to achieve performance of fixed-function 24 implementation at a lower cost. (*Id.* at col. 2:64 – col. 3:1). The lower cost is achieved by 25 removing redundancy from the system. (*Id.* at col. 3:1-2). The redundancy is removed by re-26 using groups of computational and storage elements in different configurations. (*Id.* at col. 3:2-27 4). The cost is further reduced by employing only static or dynamic ram as a means for holding 26 - 6 - 1

2

3

4

5

6

7

8

9

10

the state of the system. (*Id.* at col. 3:4-6). This invention provides a way for effectively adapting the configuration of the circuit to varying input data and processing requirements. (*Id.* at col. 3:6-8). All of this reconfiguration can take place dynamically in run-time without any degradation of performance over fixed-function implementations. (*Id.* at col. 3:8-11).

21. The present invention is therefore an apparatus for adaptively dynamically reconfiguring groups of computations and storage elements in run-time to process multiple separate streams of data and control at varying rates. (*Id.* at col. 3:14-18). The '434 patent refers to the aggregate of the dynamically reconfigurable computational and storage elements as a "media processing unit."


11 22. The claimed apparatus has addressable memory for storing data and a plurality of 12 instructions that can be provided through a plurality of inputs/outputs that is couple to the 13 input/output of a plurality of media processing units. (Id. at col. 55:21-30). The media 14 processing unit comprises a multiplier, an arithmetic unit, and arithmetic logic unit and a bit 15 manipulation unit. (Id. at col. 55:31 – col. 56:20). The '434 patent provides examples to explain 16 17 each of the parts of the media processing unit. (Id. at col. 16:27-61 (multiplier and adder); Id. at 18 col. 16:62 - col. 17:1-9 (arithmetic logic unit); and Id. at col. 17:10 - col. 17:43 (bit 19 manipulation unit)). Each of the parts has a data input coupled to the media processing unit 20 input/output, an instruction input coupled to the mediate processing unit input/output, and a data 21 output coupled to the mediate processing unit input/output. (Id. at col. 55:31 - col. 56:20). 22 Furthermore, the arithmetic logic unit must be capable of operating concurrently with either the 23 24 multiplier and arithmetic unit. (Id. at col. 56:6-12). And the bit manipulation unit must be 25 capable of operating concurrently with the arithmetic logic unit and at least either the multiplier 26 or the arithmetic unit. (Id. at col. 56:13-20). Each of the plurality of media processing units 27 must be capable of performing an operating simultaneously with the performance of other 28

-7-

Case 3:20-cv-08414 Document 1 Filed 11/30/20 Page 8 of 33

operations by other media processing units. (*Id.* at col. 56:21-24). An operation comprises the media processing unit receiving an instruction and data from memory, processing the data responsive to the instruction to produce a result, and providing the result to the media processor input/output. (*Id.* at col. 56:26-33).

23. An exemplary block diagram of the claimed systems is shown in Figure 3 of the '434 patent:



AGAINST AVERMEDIA TECHNOLOGIES, INC. AND JURY DEMAND

Case 3:20-cv-08414 Document 1 Filed 11/30/20 Page 9 of 33

1 filed claim that issued without any amendment. There was no rejection in the prosecution 2 history contending that claim 1 was anticipated by any prior art.

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

25. A key element behind the invention is one of reconfigurability and reusability. (*Id.* at col. 13:26-27). Each apparatus is therefore made up of very high-speed core elements that on a pipelined basis can be configured to form a more complex function. (*Id.* at col. 13:27-30). This leads to a lower gate count, thereby giving a smaller die size and ultimately a lower cost. (Id. at col. 13:30-31). Since the apparatuses are virtually identical to each other, writing software becomes very easy. (Id. at col. 13:32-33). The RISC-like nature of each of the media processing units also allows for a consistent hardware platform for simple operating system and driver development. (Id. at col. 13:33-36). Any one of the media processing units can take on a supervisory role and act as a central controller if necessary. (Id. at col. 13:36-37). This can be very useful in set top applications where a controlling CPU may not be necessary, further reducing system cost. (*Id.* at col. 13:37-40). The claimed apparatus is therefore an unconventional way of implementing processors that can achieve the performance of fixedfunction implementations at a lower cost. (Id. at col. 2:64 - col. 3:11).

18

26. **Direct Infringement.** Upon information and belief, Defendant has been directly 19 infringing claims of the '434 patent in California and the Northern District of California, and 20 elsewhere in the United States, by making, using, selling, and/or offering for sale an apparatus 21 for processing data for media processing that satisfies each and every limitation of claim 1, 22 including without limitation the ACMT6-TK1 ("Accused Instrumentality"). (E.g.,23 24 http://ftp2.avermedia.com/ACMT6-TK1/DS_ACMT6-TK1_%2020160519.pdf; 25 https://www.notebookcheck.net/NVIDIA-Tegra-K1-SoC.108310.0.html).

26 27. The Accused Instrumentality comprises an addressable memory (e.g., memory 27 system of the Accused Instrumentality) for storing the data, and a plurality of instructions, and 28

-9-

Case 3:20-cv-08414 Document 1 Filed 11/30/20 Page 10 of 33

having a plurality of input/outputs, each said input/output for providing and receiving at least one selected from the data and the instructions. As shown below, the Accused Instrumentality comprises a memory system which is coupled to multicore ARM processors through multiple internal inputs/outputs. The memory system provides instructions and stored data for processing and receives processed data.

ACMT6-TK1 Tegra TK1 COM Express Compact Type 6

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15


16

17



Features

- Powered by NVIDIA Tegra K1 processor, ACMT6-TK1 is inherited by an combination of 192 supercomputer-class GPU cores, incredible graphics horsepower, and extraordinary power efficiency.
- Comply to the form factors of COM Express Compact Type 6, ACMT6-TK1 can be easily deployed for the embedded applications.
- Built on NVIDIA Kepler[™] and supported by NVIDIA CUDA GPU computing language, ACMT6-TK1 is perfectly designed for the embedded world, such as medical imaging, facial recognition, augmented reality, automotive application, drone and robot vision system, and advanced driver assistance system.




Case 3:20-cv-08414 Document 1 Filed 11/30/20 Page 11 of 33

Specifications

1

Processor	NVIDIA Tegra K1 4-Plus-1 ARM Cortex-A15"r3"	Serial Port	4x UARTs (1x 1.8V and 3x 3.3V)
Graphics	NVIDIA Kelper GPU with 192 CUDA cores 325 GFLOPS	Other Interface	1x I2C Bus 1x SM Bus 4x GPI, 4x GPO SPI Interface
Memory	2GB DDR3L		
Mass Storage	16GB eMMC4.51 Flash 1x serial ATA interface (3Gb/s) 1x micro SD slot		Watch Dog Timer Real Time Clock Power Management Signals Thermal/FAN Management
	Single Channel 18/24 bit LVDS or eDP		Onboard FAN connector
Video Interface	HDMI 2x MIPI CSI	Power Supply	+12VDC
	1x HD Audio 1x Mic-in (pin header)	Operating Temperature	0°C ~ +55°C (standard version) -20°C ~ +70°C (optional)
Audio 1x Line-out (pin header) or 1x I2S	Operating Humidity	10% ~ 90%	
LAN Port	1x Gigabyte Ethernet	Storage Temperature	-40°C ~ +125°C
USB	5x USB2.0 Host Ports (1 for OTG) 1x USB3.0 Host Port	Dimensions	COM Express Compact, Type 6 95 mm x 95 mm
PCI Express	1x Half Mini-PCIe Slot		

13 (*Id.*).



Processor

1

2

3

4

5

6

7

8


9

10


11


As with the Tegra 4, NVIDIA uses four ARM Cortex A15 cores as the main processing power for the Tegra K1. In addition to this, a further lowerclocked "companion core" is used to save power. Compared to the Tegra 4, Tegra K1 uses a newer revision of the A15 architecture (r3) and clocks the main cores up to **2.3 GHz** - much higher than the 1.8 GHz or 1.9 GHz Tegra 4. Furthermore, NVIDIA claims up to 40% more performance at the same power compared to the previous generation. The companion core can run up to 1 GHz independently from the 4 main cores, but is typically clocked at 500 MHz for lower consumption. It is used only for power-saving purposes and not for additional performance.


(https://www.notebookcheck.net/NVIDIA-Tegra-K1-SoC.108310.0.html).





Case 3:20-cv-08414 Document 1 Filed 11/30/20 Page 13 of 33











Case 3:20-cv-08414 Document 1 Filed 11/30/20 Page 16 of 33

media processing unit input/output, an instruction input coupled to the media processing unit input/output, and a data output coupled to the media processing unit input/output. As shown below, the Accused Instrumentality comprises a Quad Arm cortex-A15 core processor, each processor comprises a NEON media coprocessor and acts as a media processing unit. NEON media coprocessor comprises a multiplier which is coupled to the inputs/outputs of the processor. Upon information and belief, the multiplier comprises a data input, an instruction input, and a data output coupled to the input/output of the processor.

н.

Specifications

26


27


28

Specification	5		
Processor	NVIDIA Tegra K1 4-Plus-1 ARM Cortex-A15"r3"	Serial Port	4x UARTs (1x 1.8V and 3x 3.3V)
Graphics	NVIDIA Kelper GPU with 192 CUDA cores 325 GFLOPS		1x I2C Bus 1x SM Bus 4x GPI. 4x GPO
Memory	2GB DDR3L		SPI Interface
Mass Storage	16GB eMMC4.51 Flash 1x serial ATA interface (3Gb/s) 1x micro SD slot	Other Interface	Watch Dog Timer Real Time Clock Power Management Signals Thermal/FAN Management
	Single Channel 18/24 bit LVDS or eDP		Onboard FAN connector
Video Interface	HDMI 2x MIPI CSI	Power Supply	+12VDC
	1x HD Audio 1x Mic-in (pin header)	Operating Temperature	0°C ~ +55°C (standard version) -20°C ~ +70°C (optional)
Audio	1x Line-out (pin header) or 1x I2S	Operating Humidity	10% ~ 90%
LAN Port	1x Gigabyte Ethernet	Storage Temperature	-40°C ~ +125°C
USB	5x USB2.0 Host Ports (1 for OTG) 1x USB3.0 Host Port	Dimensions	COM Express Compact, Type 6 95 mm x 95 mm
PCI Express	1x Half Mini-PCIe Slot		
		/ <u>DS_ACMT6-T</u>	


- 16 -


ORIGINAL COMPLAINT FOR PATENT INFRINGEMENT AGAINST AVERMEDIA TECHNOLOGIES, INC. AND JURY DEMAND





Case 3:20-cv-08414 Document 1 Filed 11/30/20 Page 18 of 33





(E.g., http://www.add.ece.ufl.edu/4924/docs/arm/ARM%20NEON%20Development.pdf).

14 30. The Accused Instrumentality comprises media processors with each processor 15 comprising an arithmetic unit (e.g., an FP ADD) having a data input coupled to the media 16 processing unit input/output, an instruction input coupled to the media processing unit 17 input/output, and a data output coupled to the media processing unit input/output. As shown 18 below, the Accused Instrumentality comprises a Quad Arm cortex-A15 core processor, each 19 20 processor comprises a NEON media coprocessor and acts as a media processing unit. NEON 21 media coprocessor comprises an arithmetic unit which is coupled to the inputs/outputs of the 22 Upon information and belief, the arithmetic unit comprises a data input, an processor. 23 instruction input, and a data output coupled to the input/output of the processor. 24


- 19 -ORIGINAL COMPLAINT FOR PATENT INFRINGEMENT AGAINST AVERMEDIA TECHNOLOGIES, INC. AND JURY DEMAND

25

26

27


Case 3:20-cv-08414 Document 1 Filed 11/30/20 Page 20 of 33



(E.g., http://www.add.ece.ufl.edu/4924/docs/arm/ARM%20NEON%20Development.pdf).

31. The Accused Instrumentality comprises media processors with each processor 12 13 comprising an arithmetic logic unit (e.g., an ALU) having a data input coupled to the media 14 processing unit input/output, an instruction input coupled to the media processing unit 15 input/output, and a data output coupled to the media processing unit input/output, capable of 16 operating concurrently with at least one selected from the multiplier (e.g., an Integer MUL or FP 17 MUL) and arithmetic unit (e.g., a FP ADD). As shown below, the Accused Instrumentality 18 comprises a Quad Arm cortex-A15 core processor, each processor comprises a NEON media 19 20 coprocessor and acts as a media processing unit. NEON media coprocessor comprises an 21 arithmetic logical unit which is coupled to the inputs/outputs of the processor. Upon information 22 and belief, the arithmetic logical unit comprises a data input, an instruction input, and a data 23 output coupled to the input/output of the processor. Upon information and belief, the arithmetic 24 logical unit (e.g., the Integer ALU) is capable of operating concurrently with at least one selected 25 from the multiplier (e.g., the Integer MUL or FP MUL) and arithmetic unit (e.g., the FP ADD). 26

27 28




..

12

(E.g., http://www.add.ece.ufl.edu/4924/docs/arm/ARM%20NEON%20Development.pdf).

32. The Accused Instrumentality comprises media processors with each processor 13 comprising a bit manipulation unit (e.g., an Integer Shift unit) having a data input coupled to the 14 15 media processing unit input/output, an instruction input coupled to the media processing unit 16 input/output, and a data output coupled to the media processing unit input/output, capable of 17 operating concurrently with the arithmetic logic unit (e.g., an Integer ALU) and at least one 18 selected from the multiplier (e.g., an Integer MUL or FP MUL) and arithmetic unit (e.g., a FP 19 ADD). As shown below, the Accused Instrumentality comprises a Quad Arm cortex-A15 core 20 processors, each processor comprising a NEON media coprocessor that acts as a media 21 processing unit. The NEON media coprocessor comprises an integer shift unit (i.e., bit 22 23 manipulation unit) which is coupled to the inputs/outputs of the processor. Upon information 24 and belief, the integer shift unit (*i.e.*, bit manipulation unit) comprises a data input, an instruction 25 input, and a data output coupled to the input/output of the processor. Upon information and 26 belief, the integer shift unit (*i.e.*, bit manipulation unit) is capable of operating concurrently with 27


Case 3:20-cv-08414 Document 1 Filed 11/30/20 Page 22 of 33




Case 3:20-cv-08414 Document 1 Filed 11/30/20 Page 23 of 33


Specifications

Processor	NVIDIA Tegra K1 4-Plus-1 ARM Cortex-A15"r3"	Serial Port	4x UARTs (1x 1.8V and 3x 3.3V
Graphics	NVIDIA Kelper GPU with 192 CUDA cores 325 GFLOPS		1x I2C Bus 1x SM Bus
Memory	2GB DDR3L		4x GPI, 4x GPO SPI Interface
Mass Storage	16GB eMMC4.51 Flash 1x serial ATA interface (3Gb/s) 1x micro SD slot	Other Interface	Watch Dog Timer Real Time Clock Power Management Signals Thermal/FAN Management
Video Interface	Single Channel 18/24 bit LVDS or eDP HDMI 2x MIPI CSI	Power Supply	Onboard FAN connector +12VDC
	1x HD Audio 1x Mic-in (pin header)	Operating Temperature	0°C ~ +55°C (standard versior -20°C ~ +70°C (optional)
Audio	1x Line-out (pin header) or 1x I2S	Operating Humidity	10% ~ 90%
LAN Port	1x Gigabyte Ethernet	Storage Temperature	-40°C ~ +125°C
USB	5x USB2.0 Host Ports (1 for OTG) 1x USB3.0 Host Port	Dimensions	COM Express Compact, Type 6 95 mm x 95 mm
PCI Express	1x Half Mini-PCIe Slot		
.g., <u>http://ttp2.</u> ;	avermedia.com/ACMT6-TK1/	DS_ACMT6-T	<u>K1_%2020160519.pd</u> 1
.g., <u>http://ttp2.</u> ;	avermedia.com/ACMT6-TK1/	DS_ACMT6-T	<u>K1_%2020160519.pdf</u>
.g., <u>http://ttp2.</u>	avermedia.com/ACMT6-TK1/	DS_ACMT6-T	<u>K1_%2020160519.pdf</u>
.g., <u>http://ttp2.</u>	avermedia.com/ACMT6-TK1/	DS_ACMT6-T	<u>K1_%2020160519.pdf</u>
.g., <u>http://ttp2.</u>	avermedia.com/ACMT6-TK1/	DS_ACMT6-T	<u>K1_%2020160519.pdf</u>
.g., <u>http://ttp2.</u>	avermedia.com/ACMT6-TK1/	DS_ACMT6-T	<u>K1_%2020160519.pdf</u>
.g., <u>http://ftp2.a</u>	avermedia.com/ACMT6-TK1/	DS_ACMT6-T	<u>K1_%2020160519.pdf</u>
.g., <u>http://ttp2.</u>	avermedia.com/ACMT6-TK1/	DS_ACMT6-T	<u>K1_%2020160519.pdf</u>
.g., <u>http://ttp2.a</u>	avermedia.com/ACMT6-TK1/	DS_ACMT6-T	<u>K1_%2020160519.pdf</u>





Case 3:20-cv-08414 Document 1 Filed 11/30/20 Page 25 of 33



1


2

3


4

5

input/output an instruction and data from the memory, and processing the data responsive to the instruction received to produce at least one result. As shown below, each ARM cortex-A15 core media processor comprises a NEON media coprocessor which receives instructions and data from memory and processes the data responsive to the instruction received in order to produce a result.



Case 3:20-cv-08414 Document 1 Filed 11/30/20 Page 27 of 33



(E.g., http://www.add.ece.ufl.edu/4924/docs/arm/ARM%20NEON%20Development.pdf).

35. The Accused Instrumentality comprises a plurality of media processors (e.g., Quad Arm cortex-A15 core processors), each processor providing at least one of the at least one result at the media processor input/output. (Supra ¶34).

ΑСΜΤ6-ΤΚ1 Tegra TK1 COM Express Compact Type 6

1

2

3

4

5

6

7


8

25

26

27

28



GPU computing language, ACMT6-TK1 is perfectly designed for the embedded world, such as medical imaging, facial recognition, augmented reality, automotive application, drone and robot vision system, and advanced driver assistance system.


Case 3:20-cv-08414 Document 1 Filed 11/30/20 Page 29 of 33

Specifications

1

Processor	NVIDIA Tegra K1 4-Plus-1 ARM Cortex-A15"r3"	Serial Port	4x UARTs (1x 1.8V and 3x 3.3V)
Graphics	NVIDIA Kelper GPU with 192 CUDA cores 325 GFLOPS	Other Interface	1x I2C Bus 1x SM Bus 4x GPI, 4x GPO SPI Interface
Memory	2GB DDR3L		
Mass Storage	16GB eMMC4.51 Flash 1x serial ATA interface (3Gb/s) 1x micro SD slot		Watch Dog Timer Real Time Clock Power Management Signals Thermal/FAN Management
	Single Channel 18/24 bit LVDS or eDP		Onboard FAN connector
Video Interface	HDMI 2x MIPI CSI	Power Supply	+12VDC
Audio 1x HD Audio 1x HD Audio 1x Mic-in (pin header) 1x Line-out (pin header) or 1x I2S		Operating Temperature	0°C ~ +55°C (standard version) -20°C ~ +70°C (optional)
	Operating Humidity	10% ~ 90%	
LAN Port	1x Gigabyte Ethernet	Storage Temperature	-40°C ~ +125°C
USB	5x USB2.0 Host Ports (1 for OTG) 1x USB3.0 Host Port	Dimensions	COM Express Compact, Type 6 95 mm x 95 mm
PCI Express	1x Half Mini-PCIe Slot		

13 (*Id.*).



Processor

1

2

3

4

5

6

7

8


9

10


11

As with the Tegra 4, NVIDIA uses four ARM Cortex A15 cores as the main processing power for the Tegra K1. In addition to this, a further lowerclocked "companion core" is used to save power. Compared to the Tegra 4, Tegra K1 uses a newer revision of the A15 architecture (r3) and clocks the main cores up to **2.3 GHz** - much higher than the 1.8 GHz or 1.9 GHz Tegra 4. Furthermore, NVIDIA claims up to 40% more performance at the same power compared to the previous generation. The companion core can run up to 1 GHz independently from the 4 main cores, but is typically clocked at 500 MHz for lower consumption. It is used only for power-saving purposes and not for additional performance.

(*E.g.*, <u>https://www.notebookcheck.net/NVIDIA-Tegra-K1-SoC.108310.0.html</u>).



Case 3:20-cv-08414 Document 1 Filed 11/30/20 Page 31 of 33



a.				
	been infringed, either literall	y and	or under the doctrine of equivalents,	
	Defendant;			
b. Judgment that Defendant account			and pay to Plaintiff all damages to and co	
	incurred by Plaintiff because		Defendant's infringing activities and oth	
	conduct complained of herei	n, and	l an accounting of all infringements a	
damages not presented at trial;c. That Plaintiff be granted pre-judgment and post-judgment interest on the dam				
	herein;			
d.	That Plaintiff be granted such	other a	nd further relief as the Court may deem j	
	and proper under the circumsta	nces.		
November 3	30, 2020	By	/s/Steven W. Ritcheson	
OF COUNS	SEL:	5	Steven W. Ritcheson, Esq. (SBN 17406 INSIGHT, PLC	
David R. B	ennett		578 Washington Blvd., #503 Marina del Rey, CA 90292	
	n for Admission <i>Pro Hac Vice</i> to	to	Telephone: (818) 744-8714 Fax: (818) 337-0383	
Direction II			Email: swritcheson@insightplc.com	
	60614-0184		Attorneys for Plaintiff Altair Logix LLC	
(312) 291-1 dbennett@d	667 lirectionip.com			
		- 32 -		

	Case 3:20-cv-08414 Document 1	Filed 1	L1/30/20 Page 33 of 33				
1	JURY DEMAND						
2	Plaintiff, under Rule 38 of the Federal Rules of Civil Procedure, requests a trial by jury of						
3		Tures .	or cryin ribecture, requests a that by jury or				
4	any issues so triable by right.						
5							
6	November 30, 2020	By	<u>/s/Steven W. Ritcheson</u> Steven W. Ritcheson, Esq. (SBN 1674062)				
7	OF COUNSEL:		INSIGHT, PLC				
8	David R. Bennett		578 Washington Blvd., #503 Marina del Rey, CA 90292				
9	(Application for Admission Pro Hac Vice to		Telephone: (818) 744-8714 Fax: (818) 337-0383				
10	be filed) Direction IP Law		Email: swritcheson@insightplc.com				
11	P.O. Box 14184 Chicago, IL 60614-0184		Attorneys for Plaintiff Altair Logix LLC				
12	(312) 291-1667 dbennett@directionip.com						
13	doenneu@dreetionip.com						
14							
15							
16							
17							
18							
19							
20							
21							
22							
23							
24							
25							
26							
27							
28		22					
	ORIGINAL COMPLAINT FOR PATENT INFRINGE AGAINST AVERMEDIA TECHNOLOGIES, INC. AI		Y DEMAND				