

**IN THE UNITED STATES DISTRICT COURT
FOR THE DISTRICT OF MASSACHUSETTS**

Bell Semiconductor, LLC

Plaintiff,

v.

Silicon Laboratories, Inc.

Defendant.

Civil Action No. _____

JURY TRIAL DEMANDED

ORIGINAL COMPLAINT

Plaintiff Bell Semiconductor, LLC (“Bell Semic” or “Plaintiff”) brings this Complaint against Defendant Silicon Laboratories, Inc. (“Silicon Labs”) for infringement of U.S. Patent No. 7,007,259 (“the ’259 patent”). Plaintiff, on personal knowledge of its own acts, and on information and belief as to all others based on investigation, alleges as follows:

SUMMARY OF THE ACTION

1. This is a patent infringement suit relating to Silicon Labs’ unauthorized and unlicensed use of the ’259 patent. The circuit design methodology claimed in the ’259 patent is used by Silicon Labs in the production of one or more of its devices, including its RS9116 and/or EFR32BG21.

2. Semiconductor devices include different kinds of materials to function as intended. For example, these devices typically include both metal (i.e., conductor) and insulator materials, which are deposited or otherwise processed sequentially in layers to form the final device. These layers—and the interconnects and components formed within them—have gotten much smaller over time, increasing the performance of these devices dramatically. As a result, it has become even more important to keep the layers planar as the device is being built because

defects and warpage can cause fabrication issues and malfunctioning of the device. Manufacturers use a process called Chemical Mechanical Planarization/Polishing (“CMP”) to smooth out the surface of the device to prepare the device for further processing, such as deposition of another layer. This allows subsequent layers to be built and connected more easily with fewer opportunities for short circuits or other errors that render the device defective. CMP functions best when there is a certain density and variance of the same material on the surface of the chip. This is because different materials will be “polished” away at different rates, leading to erosion or dishing on the surface. To reduce this problem “dummy” material, also known as “dummy fill,” is typically inserted into low-density regions of the device to increase the overall uniformity of the structures on the surface of the layer and reduce the density variability across the surface of the device. However, dummy fill can increase capacitance if it is placed too close to signal wires, which slows the transmission speed of signals and degrades the overall performance of the device.

3. Prior to development of the methodology described in the '259 patent, the most widely implemented technology for insertion of dummy metal into a circuit design required hardcoding a large “stay-away” distance between the dummy metal and clock nets, which led to less space available for dummy metal insertion. This methodology often made it impossible to insert enough dummy metal to meet the required minimum density. The traditional dummy fill tools would often complete their run without reaching the minimum density, thus requiring at least a second run of the tool for the problem areas. In each problem area, the “stay-away” distance was reduced manually. And if there was more than one problem area, the manufacturer would have to make multiple runs of the tool, as it would have to address one problem area at a

time. This was an involved, iterative process that had the potential to negatively impact the fabrication schedule and potentially the yield of the run, causing costs to go up.

4. Vikram Shrowty and Santhanakrishnan Raman (“the Inventors”), the inventors of the ’259 patent, understood the drawbacks of this “stay-away” design process and set out to develop a more efficient method for inserting dummy metal into a circuit design. The Inventors ultimately conceived of a dummy fill procedure that minimizes the negative timing impact of dummy metal on clock nets, while still achieving minimum density in a single run. The claimed invention begins by identifying free spaces on each layer of the circuit design suitable for dummy metal insertion as dummy regions. The dummy regions are then prioritized such that the dummy regions located adjacent to clock nets are filled with dummy metal last, thereby minimizing any timing impact on the clock nets.

5. The inventions disclosed in the ’259 patent provide many advantages over the prior art. In particular, they provide a simple and efficient method for dummy metal insertion that minimizes the timing impact to clock nets and at the same time guarantees reaching minimum density in a single pass. *See Ex. A at 6:11–15.* As mentioned above, the patented invention results in the dummy regions being prioritized such that the dummy regions located adjacent to clock nets are filled with dummy metal last, thereby minimizing the timing impact on the clock nets. *See Ex. A at 2:29–47.* Additionally, some embodiments of the patented invention further prioritize the dummy regions such that the dummy regions adjacent to wider clock nets are filled with dummy metal after dummy regions that are located adjacent to narrower clock nets. *See Ex. A at 2:35–39.* These significant advantages are achieved through the use of the patented inventions and thus the ’259 patent presents significant commercial value for companies like Silicon Labs.

6. Bell Semic brings this action to put a stop to Silicon Labs' unauthorized and unlicensed use of the inventions claimed in the '259 patent.

THE PARTIES

7. Plaintiff Bell Semic is a limited liability company organized under the laws of the State of Delaware with a place of business at One West Broad Street, Suite 901, Bethlehem, PA 18018.

8. Bell Semic stems from a long pedigree that began at Bell Labs. Bell Labs sprung out of the Bell System as a research and development laboratory, and eventually became known as one of America's greatest technology incubators. Bell Labs employees invented the transistor in 1947 in Murray Hill, New Jersey. It was widely considered one of the most important technological breakthroughs of the time, earning the inventors the Nobel Prize in Physics. Bell Labs made the first commercial transistors at a plant in Allentown, Pennsylvania. For decades, Bell Labs licensed its transistor patents to companies throughout the world, creating a technological boom that led to the use of transistors in the semiconductor devices prevalent in most electronic devices today.

9. Bell Semic, a successor to Bell Labs' pioneering efforts, owns over 1,900 worldwide patents and applications, approximately 1,500 of which are active United States patents. This patent portfolio of semiconductor-related inventions was developed over many years by some of the world's leading semiconductor companies, including Bell Labs, Lucent Technologies, Agere Systems, and LSI Logic and LSI Corporation ("LSI"). This portfolio reflects technology that underlies many important innovations in the development of semiconductors and integrated circuits for high-tech products, including smartphones,

computers, wearables, digital signal processors, IoT devices, automobiles, broadband carrier access, switches, network processors, and wireless connectors.

10. The principals of Bell Semic all worked at Bell Labs' Allentown facility, and have continued the rich tradition of innovating, licensing, and helping the industry at large since those early days at Bell Labs. For example, Bell Semic's CTO was a LSI Fellow and Broadcom Fellow. He is known throughout the world as an innovator with more than 300 patents to his name, and he has a sterling reputation for helping semiconductor fabs improve their efficiency. Bell Semic's CEO took a brief hiatus from the semiconductor world to work with Nortel Networks in the telecom industry during its bankruptcy. His efforts saved the pensions of tens of thousands of Nortel retirees and employees. In addition, several Bell Semic executives previously served as engineers at many of these companies and were personally involved in creating the ideas claimed throughout Bell Semic's extensive patent portfolio.

11. On information and belief, Silicon Labs has its principal place of business and headquarters at: 400 West Cesar Chavez, Austin, Texas 78701. On information and belief, Silicon Labs develops, designs, and/or manufactures products in the United States, including in this District, according to the '259 patented process/methodology; and/or uses the '259 patented process/methodology in the United States, including in this District, to make products; and/or distributes, markets, sells, or offers to sell in the United States and/or imports products into the United States, including in this District, that were manufactured or otherwise produced using the patented process. Additionally, Silicon Labs introduces those products into the stream of commerce knowing that they will be sold and/or used in this District and elsewhere in the United States.

JURISDICTION AND VENUE

12. This is an action for patent infringement arising under the Patent Laws of the United States, Title 35 of the United States Code. Accordingly, this Court has subject matter jurisdiction under 28 U.S.C. §§ 1331 and 1338(a).

13. This Court has personal jurisdiction over Silicon Labs under the laws of the State of Massachusetts, due at least to its substantial business in Massachusetts and in this District. Silicon Labs has purposefully and voluntarily availed itself of the privileges of conducting business in the United States, in the State of Massachusetts, and in this District by continuously and systematically placing goods into the stream of commerce through an established distribution channel with the expectation that they will be purchased by consumers in this District. In the State of Massachusetts and in this District, Silicon Labs, directly or through intermediaries:(i) performs at least a portion of the infringements alleged herein; (ii) develops, designs, and/or manufactures products according to the '259 patented process/methodology; (iii) distributes, markets, sells, or offers to sell products formed according to the '259 patented process/methodology; and/or (iv) imports products formed according to the '259 patented process/methodology.

14. On information and belief, venue is proper in this Court pursuant to 28 U.S.C. §§ 1391 and 1400 because Silicon Labs has committed, and continues to commit, acts of infringement in this District and has a regular and established place of business in this District. For example, Silicon Labs maintains a regular and established place of business at: 343 Congress Street, Suite 4100, Boston, Massachusetts 02210. *See Contact Us*, Silicon Labs (available at <https://www.silabs.com/about-us/contact-us>) (last visited May 25, 2022) (showing that there is one Silicon Labs location in Massachusetts). In particular, Silicon Labs maintains research and development, sales and administration facilities located in Massachusetts. *See Silicon Labs*

Leases Space at 343 Congress Street (available at <https://nerej.com/berkeley-investments-leases-25-810-s-f-to-silicon-labs-at-343-congress-street-in-fort-point-channel/>). In addition, on information and belief, Silicon Labs employs more than 45 engineers in the state. *See* Search Results for Current Silicon Labs Employees, LinkedIn (available at https://www.linkedin.com/search/results/people/?currentCompany=%5B%22165971%22%5D&geoUrn=%5B%22101098412%22%5D&keywords=engineer&origin=FACETED_SEARCH&page=4&sid=Fn&title=engineer) (last visited May 25, 2022).

15. Currently, Silicon Labs is advertising 27 jobs in Massachusetts—specifically, the Greater Boston area—21 of which are engineering-related positions. *See* Job Search, LinkedIn (available at https://www.linkedin.com/jobs/search/?f_C=165971&geoId=101098412&keywords=engineer&location=Massachusetts%2C%20United%20States&sortBy=R) (last visited May 25, 2022). These positions include those that relate to the '259 patented technology, such as positions for an Associate Staff Design Engineer, Senior Design Verification Engineer, Staff RFIC Design Engineer, and Senior Analog IC Design Engineer, among others. *Id.*

16. Venue is also convenient in this District. This is at least true because of this District's close ties to this case—including the technology, relevant witnesses, and sources of proof noted above—and its ability to quickly and efficiently move this case to resolution.

17. On information and belief, Bell Semic's cause of action arises directly from Silicon Labs' circuit design work and other activities in this District. Moreover, on information and belief, Silicon Labs has derived substantial revenues from its infringing acts occurring within the State of Massachusetts and within this District.

U.S. PATENT NO. 7,007,259

18. Bell Semic is the owner by assignment of the '259 patent. The '259 patent is titled "Method for Providing Clock-Net Aware Dummy Metal Using Dummy Regions." The '259 patent issued on February 28, 2006. A true and correct copy of the '259 patent is attached as Exhibit A.

19. The inventors of the '259 patent are Vikram Shrowty and Santhanakrishnan Raman.

20. The application that resulted in the issuance of the '259 patent was filed on July 31, 2003. The '259 patent claims priority to July 31, 2003.

21. The '259 patent generally relates to "methods for patterning dummy metal to achieve planarity for chemical-mechanical polishing of integrated circuits, and more particularly to a dummy fill software tool that provides clock-net aware dummy metal using dummy regions." Ex. A at 1:7–11.

22. The background section of the '259 patent identifies the shortcomings of the prior art. More specifically, the specification describes that the prior circuit design methodology was disadvantageous because it was "often impossible to insert enough dummy metal into a tile to meet the required minimum density without reducing the large dummy-to-clock distance." Ex. A at 2:3–10. Use of this design process meant that a second run of the metal-fill tool was often required in order to meet the density requirements for all of the tiles. Ex. A at 2:10–14. Having to rerun the tool to meet the density requirements made the design process an "involved, iterative process[.]" which could "significantly impact the design schedule." Ex. A at 2:14–18.

23. In light of the drawbacks of the prior art, the Inventors recognized the need to "minimize[] the negative timing impact of dummy metal on clock nets, while at the same time

achieving minimum density in a single run.” Ex. A at 2:19–23. The inventions claimed in the ’259 patent addresses this need.

24. The ’259 patent contains three independent claims and 37 total claims, covering a method and computer readable medium for circuit design. Claim 1 reads:

1. A method for inserting dummy metal into a circuit design, the circuit design including a plurality of objects and clock nets, the method comprising:

(a) identifying free spaces on each layer of the circuit design suitable for dummy metal insertion as dummy regions, and

(b) prioritizing the dummy regions such that the dummy regions located adjacent to clock nets are filled with dummy metal last, thereby minimizing any timing impact on the clock nets.

25. This claim, as a whole, provides significant benefits and improvements to the function of the semiconductor device, *e.g.*, minimizing the negative timing impact of dummy metal on clock nets while also reducing the opportunity for dishing and erosion that could result in inaccurate transfer of patterns during lithography, suboptimal layouts/designs, inaccurate timing, reduced signal integrity, crosstalk delay, noise issues, increased probability of failure, and ultimately defective or underperforming devices. *See, e.g.*, Ex. A at 6:11–15.

26. The claims of the ’259 patent also recite inventive concepts that improve the functioning of the fabrication process, particularly as to dummy filling. The claims of the ’259 patent disclose a new and novel solution to specific problems related to improving semiconductor fabrication. As explained in detail above and in the ’259 patent specification, the claimed inventions improve upon the prior art processes by prioritizing dummy regions such that the dummy regions located adjacent to clock nets are filled with dummy metal last. This has the advantage of reducing the impact of dummy metal on signal and clock lines and increasing the efficiency, yield, and design/layout miniaturization and flexibility of the manufacturing process. The claimed inventive processes also increase performance and signal integrity, while reducing

crosstalk delay, noise issues, probability of failure, and defective and/or underperforming devices.

COUNT I – INFRINGEMENT OF U.S. PATENT NO. 7,007,259

27. Bell Semic re-alleges and incorporates by reference the allegations of the foregoing paragraphs as if fully set forth herein.

28. The '259 patent is valid and enforceable under the United States Patent Laws.

29. Bell Semic owns, by assignment, all right, title, and interest in and to the '259 patent, including the right to collect for past damages.

30. A copy of the '259 patent is attached at Exhibit A.

31. On information and belief, Silicon Labs has and continues to directly infringe pursuant to 35 U.S.C. § 271(a) one or more claims of the '259 patent by using the patented methodology to design one or more devices, including, by way of example, the RS9116 and/or EFR32BG21.

32. On information and belief, Silicon Labs employs a variety of design tools, for example, Cadence, Synopsys, and/or Siemens tools, to insert dummy metal into a circuit design (the "Accused Processes") as recited in the '259 patent claims. As one example, Silicon Labs' Accused Processes perform a method for inserting dummy metal into a circuit design, where the circuit design includes a plurality of objects and clock nets as required by claim 1 of the '259 patent. Silicon Labs does so by employing a design tool, such as at least one of a Cadence, Synopsys, and/or Siemens tool, to insert dummy metal into a circuit design for its RS9116 and/or EFR32BG21. The design of the RS9116 and/or EFR32BG21 includes a plurality of objects, such as cells, interconnects, signal nets, and clock nets.

33. Silicon Labs' Accused Processes also identify free spaces on each layer of the circuit design suitable for dummy metal insertion as dummy regions. Silicon Labs does so by

employing a design tool, such as at least one of the Cadence, Synopsys, and/or Siemens tools, to identify free spaces on each layer of the circuit designs for its RS9116 and/or EFR32BG21 suitable for dummy metal insertion as dummy regions.

34. Silicon Labs' Accused Processes also prioritize the dummy regions such that the dummy regions located adjacent to clock nets are filled with dummy metal last, thereby minimizing any timing impact on the clock nets. Silicon Labs does so by employing a design tool, such as at least one of the Cadence, Synopsys, and/or Siemens tools, to prioritize dummy regions such that those adjacent to clock nets are filled with dummy metal last. For example, the Accused Processes assign a "high cost" to adding metal fill near the clock nets and "lower cost" to adding metal fill near signal, power, and ground nets. Assigning "cost" in this way fills dummy regions adjacent to clock nets last and minimizes any timing impact on the clock nets. An exemplary infringement analysis showing infringement of one or more claims of the '259 patent is set forth in Exhibit B. The declaration of Lloyd Linder, an expert in the field of semiconductor device design, is attached at Exhibit C and further describes Silicon Labs' infringement of the '259 patent.

35. Silicon Labs' Accused Processes infringe and continue to infringe one or more claims of the '259 patent during the pendency of the '259 patent.

36. On information and belief, Silicon Labs has and continues to infringe pursuant to 35 U.S.C. § 271, *et seq.*, directly or indirectly, either literally or under the doctrine of equivalents, by using the Accused Processes in violation of one or more claims of the '259 patent. Silicon Labs has and continues to infringe pursuant to 35 U.S.C. § 271, *et seq.*, directly or indirectly, either literally or under the doctrine of equivalents, by making, selling, or offering to

sell in the United States, or importing into the United States products manufactured or otherwise produced using the Accused Processes in violation of one or more claims of the '259 patent.

37. Silicon Labs' infringement of the '259 patent is exceptional and entitles Bell Semic to attorneys' fees and costs incurred in prosecuting this action under 35 U.S.C. § 285.

38. Bell Semic has been damaged by Silicon Labs' infringement of the '259 patent and will continue to be damaged unless Silicon Labs is enjoined by this Court. Bell Semic has suffered and continues to suffer irreparable injury for which there is no adequate remedy at law. The balance of hardships favors Bell Semic, and public interest is not disserved by an injunction.

39. Bell Semic is entitled to recover from Silicon Labs all damages that Bell Semic has sustained as a result of Silicon Labs' infringement of the '259 patent, including without limitation and/or not less than a reasonable royalty.

PRAYER FOR RELIEF

WHEREFORE, Bell Semic respectfully requests that this Court enter judgment in its favor as follows and award Bell Semic the following relief:

- (a) a judgment declaring that Silicon Labs has infringed one or more claims of the '259 patent in this litigation pursuant to 35 U.S.C. § 271, *et seq.*;
- (b) an award of damages adequate to compensate Bell Semic for infringement of the '259 patent by Silicon Labs, in an amount to be proven at trial, including supplemental post-verdict damages until such time as Silicon Labs ceases its infringing conduct;
- (c) a permanent injunction, pursuant to 35 U.S.C. § 283, prohibiting Silicon Labs and its officers, directors, employees, agents, consultants, contractors, suppliers, distributors, all affiliated entities, and all others acting in privity with Silicon Labs, from committing further acts of infringement;

- (d) a judgment requiring Silicon Labs to make an accounting of damages resulting from Silicon Labs' infringement of the '259 patent;
- (e) the costs of this action, as well as attorneys' fees as provided by 35 U.S.C. § 285;
- (f) pre-judgment and post-judgment interest at the maximum amount permitted by law;
- (g) all other relief, in law or equity, to which Bell Semic is entitled.

DEMAND FOR JURY TRIAL

Plaintiff hereby demands a jury trial for all issues so triable.

Dated: August 11, 2022

/s/ William F. McGonigle

Raymond P. Ausrotas, Esq. (BBO #640315)

RAusrotas@arrowoodllp.com

William F. McGonigle, Esq. (BBO #569490)

wmcgonigle@arrowoodllp.com

ARROWOOD LLP

10 Post Office Square,

7th Floor South

Boston, MA 02109

T: 617-849-6200

DEVLIN LAW FIRM LLC

1526 Gilpin Avenue

Wilmington, Delaware 19806

Telephone: (302) 449-9010

Facsimile: (302) 353-4251

Timothy Devlin (*to be admitted pro hac vice*)

tdevlin@devlinlawfirm.com

McKool Smith, P.C.

300 Crescent Court Suite 1500

Dallas, TX 75201

Telephone: (214) 978-4000

Telecopier: (214) 978-4044

David Sochia (*to be admitted pro hac vice*)

Texas State Bar No. 00797470

dsochia@McKoolSmith.com

Ashley N. Moore (*to be admitted pro hac vice*)

Texas State Bar No. 24074748

amoore@McKoolSmith.com

Richard A. Kamprath (*to be admitted pro hac vice*)

Texas State Bar No. 24078767

rkamprath@McKoolSmith.com

Alexandra Easley (*to be admitted pro hac vice*)

Texas State Bar No. 24099022

aeasley@McKoolSmith.com

Attorneys for Plaintiff Bell Semiconductor, LLC

Exhibits:

- Exhibit A: '259 patent
- Exhibit B: Claim chart for the '259 patent
- Exhibit C: Expert declaration