

1 Alan P. Block (SBN 143783)  
2 ablock@mckoolsmith.com  
3 Crystal Fryman (SBN 308234)  
4 cfryman@mckoolsmith.com  
5 **McKool Smith, P.C.**  
6 300 South Grand Avenue, Suite 2900  
7 Los Angeles, California 90071  
8 Telephone: (213) 694-1200  
9 Facsimile: (213) 694-1234

10 Paul Richter\*  
11 **DEVLIN LAW FIRM LLC**  
12 1526 Gilpin Avenue  
13 Wilmington, Delaware 19806  
14 Telephone: (302) 449-9010  
15 Facsimile: (302) 353-4251

16 *\*Pro Hac Vice Application forthcoming*

17 Attorneys for Plaintiff  
18 BELL SEMICONDUCTOR, LLC

19 **IN THE UNITED STATES DISTRICT COURT**  
20 **FOR THE CENTRAL DISTRICT OF CALIFORNIA**

21 BELL SEMICONDUCTOR, LLC

22 Plaintiff,

23 v.

24 WESTERN DIGITAL  
25 TECHNOLOGIES, INC.

26 Defendant.

27 **Case No. 8:22-cv-02083**

28 **ORIGINAL COMPLAINT**

**JURY TRIAL DEMANDED**

1 Plaintiff Bell Semiconductor, LLC (“Bell Semic” or “Plaintiff”) brings this  
2 Complaint against Defendant Western Digital Technologies, Inc. (“Western Digital”)  
3 for infringement of U.S. Patent No. 7,396,760 (“the ’760 patent”). Plaintiff, on  
4 personal knowledge of its own acts, and on information and belief as to all others  
5 based on investigation, alleges as follows:

6 **SUMMARY OF THE ACTION**

7 1. This is a patent infringement suit relating to Western Digital’s  
8 unauthorized and unlicensed use of the ’760 patent. The circuit design methodologies  
9 claimed in the ’760 patent are used by Western Digital in the production of one or  
10 more of its semiconductor chips, including its WD Black SN 850 NVMe SSD  
11 (“Accused Product”).

12 2. Traditionally, the process flow for IC design is highly linear, with each  
13 phase of the design process depending on the previous steps. Accordingly, when  
14 revisions to portions of the physical design are made, as typically happens numerous  
15 times during the design process, all the subsequent steps typically need to be redone  
16 in their entirety for at least the layer, if not the entire device. This is because  
17 regardless of the size or extent of the revision to the physical design, the changes  
18 must be merged into a much larger integrated circuit design and then the remaining  
19 steps of the design process flow re-run.

20 3. Semiconductor devices include different kinds of materials to function as  
21 intended. For example, these devices typically include both metal (*i.e.*, conductor)  
22 and insulator materials, which are deposited or otherwise processed sequentially in  
23 layers to form the final device. These layers—and the interconnects and components  
24 formed within them—have gotten much smaller over time, increasing the  
25 performance of these devices dramatically. As a result, it has become even more  
26 important to keep the layers planar as the device is being built because defects and  
27 warpage can cause fabrication issues and malfunctioning of the device.

1           4. Manufacturers use a process called Chemical Mechanical  
2 Planarization/Polishing (“CMP”) to smooth out the surface of the device to prepare  
3 the device for further processing, such as deposition of another layer. This allows  
4 subsequent layers to be built and connected more easily with fewer opportunities for  
5 short circuits or other errors that render the device defective. CMP functions best  
6 when there is a certain density and variance of the same material on the surface of  
7 the chip. This is because different materials will be “polished” away at different rates,  
8 leading to erosion or dishing on the surface.

9           5. To reduce this problem “dummy” material, also known as “dummy fill,”  
10 is typically inserted into low-density regions of the device to increase the overall  
11 uniformity of the structures on the surface of the layer and reduce the density  
12 variability across the surface of the device. However, dummy fill can increase  
13 capacitance if it is placed too close to signal wires, which slows the transmission  
14 speed of signals and degrades the overall performance of the device.

15           6. Just as unwanted capacitance can result from the interaction of elements  
16 within the layer of an integrated circuit, it can also result from interaction of elements  
17 across adjacent layers. While certain elements (such as signal lines and power lines)  
18 cannot be easily moved without affecting circuit performance, there is substantially  
19 more flexibility regarding placement, positioning, and spacing of non-signal carrying  
20 features such as dummy fill, even when certain quantities of dummy fill are needed  
21 within layers and portions of layers to meet processing requirements.

22           7. Prior to development of the methodology described in the ’760 patent,  
23 the placement of dummy fill in the open areas of the interconnect layer was  
24 performed based primarily upon meeting density requirements. To the extent that  
25 timing and capacitance effects were considered in dummy fill dimensions,  
26 orientation, positioning, or otherwise in dummy fill placement, the conventional  
27 dummy fill tools at the time only considered intralayer effects—i.e., interactions  
28

1 between dummy fill features and other elements (such as signal nets) on that same  
2 layer. However, use of dummy fill that overlapped on successive layers could and  
3 often did create a substantial interlayer bulk capacitive effect that had a negative  
4 impact on circuit timing and performance, and which was not considered by the  
5 conventional dummy fill tools at the time even when they considered certain  
6 intralayer timing effects. *See* Ex. A at 1:43–2:6, 4:11–16.

7 8. Recognizing these drawbacks, as well as the importance of having a flat  
8 or planarized surface on the devices, the inventors of the '760 patent set out to  
9 develop a design process that would also consider the interlayer bulk capacitance  
10 created by overlapping dummy fill and consider those intralayer effects in arranging  
11 dummy fill in the chip layout so as to minimize the unwanted bulk capacitance  
12 created by overlapping dummy fill features.

13 9. The inventors of the '760 patent ultimately conceived of a method for  
14 addressing the interlayer capacitive effects of dummy fill by treating each successive  
15 set of layers as a pair and then rearranging the dummy fill in one or both layers so as  
16 to minimize their overlap. This was particularly advantageous in “intelligent dummy  
17 fill placement,” i.e., when timing impact is considered when placing dummy fill. *See*  
18 Ex. A at 2:10–19.

19 10. The inventions disclosed in the '760 patent provide many advantages  
20 over the prior art. In particular, rearranging the dummy fill features such that they do  
21 not align vertically in successive layers can reduce unwanted bulk capacitance  
22 introduced by dummy fill and thus minimize the interlayer capacitance. *See* Ex. A at  
23 2:45–48, 2:47–59, 3:30–33, 5:19–39. This removed unwanted bulk capacitance that  
24 would otherwise slow down signals in the circuit and adversely affect timing in the  
25 IC, thus improving its speed and performance. *See* Ex. A at 2:3–6. These significant  
26 advantages are achieved through the use of the patented inventions and thus the '760  
27 patent presents significant commercial value for companies like Western Digital.  
28

1 11. Bell Semic brings this action to put a stop to Western Digital’s  
2 unauthorized and unlicensed use of the inventions claimed in the ’760 patent.

3 **THE PARTIES**

4 12. Plaintiff Bell Semic is a limited liability company organized under the  
5 laws of the State of Delaware with a place of business at One West Broad Street,  
6 Suite 901, Bethlehem, PA 18018.

7 13. Bell Semic stems from a long pedigree that began at Bell Labs. Bell Labs  
8 sprung out of the Bell System as a research and development laboratory, and  
9 eventually became known as one of America’s greatest technology incubators. Bell  
10 Labs employees invented the transistor in 1947 in Murray Hill, New Jersey. It was  
11 widely considered one of the most important technological breakthroughs of the  
12 time, earning the inventors the Nobel Prize in Physics. Bell Labs made the first  
13 commercial transistors at a plant in Allentown, Pennsylvania. For decades, Bell Labs  
14 licensed its transistor patents to companies throughout the world, creating a  
15 technological boom that led to the use of transistors in the semiconductor devices  
16 prevalent in most electronic devices today.

17 14. Bell Semic, a successor to Bell Labs’ pioneering efforts, owns over 1,900  
18 worldwide patents and applications, approximately 1,500 of which are active United  
19 States patents. This patent portfolio of semiconductor–related inventions was  
20 developed over many years by some of the world’s leading semiconductor  
21 companies, including Bell Labs, Lucent Technologies, Agere Systems, and LSI  
22 Logic and LSI Corporation (“LSI”). This portfolio reflects technology that underlies  
23 many important innovations in the development of semiconductors and integrated  
24 circuits for high–tech products, including smartphones, computers, wearables, digital  
25 signal processors, IoT devices, automobiles, broadband carrier access, switches,  
26 network processors, and wireless connectors.



1           18. This Court has personal jurisdiction over Western Digital under the laws  
2 of the State of California, due at least to its substantial business in California and in  
3 this District. Western Digital has purposefully and voluntarily availed itself of the  
4 privileges of conducting business in the United States, in the State of California, and  
5 in this District by continuously and systematically placing goods into the stream of  
6 commerce through an established distribution channel with the expectation that they  
7 will be purchased by consumers in this District. In the State of California and in this  
8 District, Western Digital, directly or through intermediaries: (i) performs at least a  
9 portion of the infringements alleged herein; (ii) develops, designs, and/or  
10 manufactures products according to the '760 patented process/methodology; (iii)  
11 distributes, markets, sells, or offers to sell products formed according to the '760  
12 patented process/methodology; and/or (iv) imports products formed according to the  
13 '760 patented process/methodology.

14           19. On information and belief, venue is proper in this Court pursuant to 28  
15 U.S.C. §§ 1391 and 1400 because Western Digital has committed, and continues to  
16 commit, acts of infringement in this District and has a regular and established place  
17 of business in this District. For example, Western Digital maintains a regular and  
18 established place of business in the District at 3355 Michelson Drive, Suite 100,  
19 Irvine, CA 92612.

20           20. Currently, Western Digital is advertising more than 30 jobs in the Irvine  
21 area. These positions include those that relate to the patented process/methodology,  
22 such as positions for a Principal Firmware Development Engineer and Analog/RF IC  
23 Design Engineer. *See Careers at Western Digital*, Western Digital  
24 (<https://careers.smartrecruiters.com/WesternDigital>) (last visited November 4,  
25 2022). Moreover, on information and belief, Western Digital employs nearly 200  
26 engineers in the Irvine area. *See Search Results for Current Western Digital*  
27 *Employees*, LinkedIn (available at <https://www.linkedin.com/search/>  
28



1 results/people/?currentCompany=%5B%224593%22%5D&geoUrn=%5B%221035  
2 75230%22%5D&keywords=western%20digital&origin=FACETED\_SEARCH&pa  
3 ge=13&position=0&searchId=48b4779e-0260-4fdd-a1a0-  
4 78d333a8b5fe&sid=q\_K&title=engineer) (last visited November 4, 2022).

5 21. Venue is also convenient in this District. This is at least true because of  
6 this District’s close ties to this case—including the technology, relevant witnesses,  
7 and sources of proof noted above—and its ability to quickly and efficiently move  
8 this case to resolution.

9 22. On information and belief, Bell Semic’s causes of action arise directly  
10 from Western Digital’s circuit design work and other activities in this District.  
11 Moreover, on information and belief, Western Digital has derived substantial  
12 revenues from its infringing acts occurring within the State of California and within  
13 this District.

14 **U.S. PATENT NO. 7,396,760**

15 23. Bell Semic is the owner by assignment of the ’760 patent. The ’760 patent  
16 is titled “Method and System for Reducing Inter-Layer Capacitance in Integrated  
17 Circuits.”

18 24. A true and correct copy of the ’760 patent is attached as Exhibit A.

19 25. The inventors of the ’760 patent are Kunal Taravade, Neal Callan, and  
20 Paul Filseth.

21 26. The ’760 patent issued on July 8, 2008 from an application filed on  
22 November 17, 2004.

23 27. The ’760 patent generally relates to “a method for reducing inter-layer  
24 capacitance” in integrated circuits “through dummy fill methodology.” Ex. A at 1:8–  
25 10.

26 28. The background section of the ’760 patent identifies the shortcomings of  
27 the prior art. More specifically, the specification describes that the prior dummy fill  
28



1 methodologies were disadvantageous because they typically focused on achieving  
2 uniformity of feature density and failed to sufficiently address adverse effects of the  
3 dummy fill on electric field and unwanted bulk capacitance. *See* Ex. A at 1:62–66.  
4 In addition, these dummy fill methodologies only considered intralayer effects of  
5 dummy fill, to the extent that they considered timing impact at all. *See* Ex. A at 1:66–  
6 2:3. Thus, placement of dummy fill, even if advantageous on each individual layer,  
7 could create problems when it overlapped with dummy fill features on successive  
8 layers, introducing an additional bulk capacitance component that could be  
9 substantial. *See id.* at 4:11–17, 4:25–28. These methodologies failed to consider  
10 interlayer effects such as those caused by the overlap of dummy fill features in  
11 successive layers, which could have a substantial negative impact on timing. *See id.*  
12 at 2:3–6.

13 29. In light of the drawbacks of the prior art, the inventors of the '760 patent  
14 recognized a need for “intelligent dummy fill placement to reduce interlayer  
15 capacitance caused by overlaps of dummy fill area on successive layers,” which  
16 would also “treat[] each consecutive pair of layers together when the intelligent  
17 dummy filling placement is performed.” Ex. A at 2:7–13. The inventions claimed in  
18 the '760 patent address this need.

19 30. The '760 patent contains two independent claims and 19 total claims.

20 Claim 1 reads:

21 1. A method for placing dummy fill patterns in an integrated circuit  
fabrication process, comprising:

22 obtaining layout information of the integrated circuit, the  
23 integrated circuit including a plurality of layers;

24 obtaining a first dummy fill space for a first layer based on the  
layout information;

25 obtaining a second dummy fill space for a second layer, the second  
26 layer being placed successively to the first layer;

27 determining an overlap between the first dummy fill space and the  
28 second dummy fill space; and

1 minimizing the overlap by re-arranging a plurality of first dummy  
fill features and a plurality of second dummy fill features,

2 wherein the first dummy fill space includes non-signal carrying  
3 lines on the first layer and the second dummy fill space includes  
non-signal carrying lines on the second layer.

4 31. This claim, as a whole, provides significant benefits and improvements  
5 to the function of the semiconductor device, *e.g.*, minimizing interlayer bulk  
6 capacitance and thus improving the timing characteristics and performance of the IC  
7 while meeting interconnect density requirements during processing. *See, e.g.*, Ex. A  
8 at 1:37–55, 5:19–39.

9 32. The claims of the '760 patent also recite inventive concepts that improve  
10 the functioning of the fabrication process, particularly as to dummy filling. The  
11 claims of the '760 patent disclose a new and novel solution to specific problems  
12 related to improving semiconductor fabrication. As explained in detail above and in  
13 the '760 patent specification, the claimed inventions improve upon the prior art  
14 processes by considering successive layers rather than each layer on its own, and  
15 then determining the overlap between dummy fill features on successive layers  
16 before rearranging them to minimize their overlap and thus reduce interlayer bulk  
17 capacitance. This has advantages such as minimizing the parasitic capacitance of the  
18 interconnect layers, especially the bulk capacitance contributed by the interlayer  
19 effects of overlapping dummy fill features, while maintaining necessary interconnect  
20 density to meet fabrication requirements.

21 **COUNT I – INFRINGEMENT OF U.S. PATENT NO. 7,396,760**

22 33. Bell Semic re-alleges and incorporates by reference the allegations of the  
23 foregoing paragraphs as if fully set forth herein.

24 34. The '760 patent is valid and enforceable under the United States Patent  
25 Laws.

26 35. Bell Semic owns, by assignment, all right, title, and interest in and to the  
27 '760 patent, including the right to collect for past damages.  
28

1           36. A copy of the '760 patent is attached at Exhibit A.

2           37. On information and belief, Western Digital has and continues to directly  
3 infringe pursuant to 35 U.S.C. § 271(a) one or more claims of the '760 patent by  
4 using the patented methodology to design one or more semiconductor devices,  
5 including as one example the WD Black SN 850 NVMe SSD, in the United States.

6           38. On information and belief, Western Digital employs a variety of design  
7 tools, for example, Cadence, Synopsys, and/or Siemens tools, to rearrange dummy  
8 fill to minimize its overlap in successive layers (the "Accused Processes") as recited  
9 in the '760 patent claims. As one example, Western Digital's Accused Processes  
10 allow arrangement and rearrangement of dummy fill in a timing aware fashion,  
11 including with the ability to stagger the dummy fill in successive layers so as to  
12 minimize the interlayer bulk capacitance after determining their overlap as required  
13 by claim 1 of the '760 patent. Western Digital does so by employing a design tool,  
14 such as at least one of a Cadence, Synopsys, and/or Siemens tool, rearrange the  
15 dummy fill features in successive layers of its WD Black SN 850 NVMe SSD.

16           39. Western Digital's Accused Processes also form the dummy fill features  
17 in a grid within one or more of the successive layers, provide square-shaped dummy  
18 fill features in one or more of the successive layers, determine the dummy fill space  
19 based on a local pattern density in one or more of the successive layers, and minimize  
20 total bulk capacitance and/or certain of its components. Western Digital does so by  
21 employing a design tool, such as at least one of the Cadence, Synopsys, and/or  
22 Siemens tools, to implement dummy fill functionality in a timing-aware fashion and  
23 with consideration of interlayer capacitive effects in creation and design of its WD  
24 Black SN 850 NVMe SSD.

25           40. An exemplary infringement analysis showing infringement of one or  
26 more claims of the '760 patent is set forth in Exhibit B. The declaration of Dhaval  
27  
28

1 Brahmhatt, an expert in the field of semiconductor device design, is attached at  
2 Exhibit C and further describes Western Digital's infringement of the '760 patent.

3 41. Western Digital's Accused Processes infringe and continue to infringe  
4 one or more claims of the '760 patent during the pendency of the '760 patent.

5 42. On information and belief, Western Digital has and continues to infringe  
6 directly pursuant to 35 U.S.C. § 271, *et. seq.*, either literally or under the doctrine of  
7 equivalents, by using the Accused Processes in violation of one or more claims of  
8 the '760 patent. Western Digital has and continues to infringe directly pursuant to 35  
9 U.S.C. § 271, *et. seq.*, either literally or under the doctrine of equivalents, by making,  
10 selling, or offering to sell in the United States, or importing into the United States  
11 products manufactured or otherwise produced using the Accused Processes in  
12 violation of one or more claims of the '760 patent.

13 43. Western Digital's infringement of the '760 patent is exceptional and  
14 entitles Bell Semic to attorneys' fees and costs incurred in prosecuting this action  
15 under 35 U.S.C. § 285.

16 44. Bell Semic has been damaged by Western Digital's infringement of the  
17 '760 patent and will continue to be damaged unless Western Digital is enjoined by  
18 this Court. Bell Semic has suffered and continues to suffer irreparable injury for  
19 which there is no adequate remedy at law. The balance of hardships favors Bell  
20 Semic, and public interest is not disserved by an injunction.

21 45. Bell Semic is entitled to recover from Western Digital all damages that  
22 Bell Semic has sustained as a result of Western Digital's infringement of the '760  
23 patent, including without limitation and/or not less than a reasonable royalty.

24 **PRAYER FOR RELIEF**

25 WHEREFORE, Bell Semic respectfully requests that this Court enter judgment  
26 in its favor as follows and award Bell Semic the following relief:

- 1 (a) a judgment declaring that Western Digital has infringed one or more  
2 claims of the '760 patent in this litigation pursuant to 35 U.S.C. § 271, *et*  
3 *seq.*;
- 4 (b) an award of damages adequate to compensate Bell Semic for  
5 infringement of the '760 patent by Western Digital, in an amount to be  
6 proven at trial, including supplemental post-verdict damages until such  
7 time as Western Digital ceases its infringing conduct;
- 8 (c) a permanent injunction, pursuant to 35 U.S.C. § 283, prohibiting Western  
9 Digital and its officers, directors, employees, agents, consultants,  
10 contractors, suppliers, distributors, all affiliated entities, and all others  
11 acting in privity with Western Digital, from committing further acts of  
12 infringement;
- 13 (d) a judgment requiring Western Digital to make an accounting of damages  
14 resulting from Western Digital's infringement of the '760 patent;
- 15 (e) the costs of this action, as well as attorneys' fees as provided by 35 U.S.C.  
16 § 285;
- 17 (f) pre-judgment and post-judgment interest at the maximum amount  
18 permitted by law;
- 19 (g) all other relief, in law or equity, to which Bell Semic is entitled.

20  
21  
22  
23  
24  
25  
26  
27  
28  
**DEMAND FOR JURY TRIAL**

Plaintiff hereby demands a jury trial for all issues so triable.

1 Dated: November 15, 2022

/s/ Alan P. Block

2 Alan P. Block (SBN 143783)

3 ablock@mckoolsmith.com

4 Crystal Fryman (SBN 308234)

cfryman@mckoolsmith.com

5 **McKool Smith, P.C.**

300 South Grand Avenue, Suite 2900

6 Los Angeles, California 90071

7 Telephone: (213) 694-1200

8 Facsimile: (213) 694-1234

9 Paul Richter (to be admitted *pro hac vice*)

prichter@devlinlawfirm.com

10 **DEVLIN LAW FIRM LLC**

1526 Gilpin Avenue

11 Wilmington, Delaware 19806

12 Telephone: (302) 449-9010

13 Facsimile: (302) 353-4251

14 *Attorneys for Plaintiff Bell Semiconductor,*  
15 *LLC*