¢	ase 3:22-cv-01267-LL-JLB Do	ocument 22	Filed 11/15/22	PageID.321	Page 1 of 21	
1 2 3 4 5 6 7 8 9 10 11	James R. Patterson, SBN 21 jim@pattersonlawgroup.com Jennifer M. French, SBN 263 jenn@pattersonlawgroup.com <b>PATTERSON LAW GRO</b> 1350 Columbia Street, Unit ( San Diego, California 92101 Telephone: (619) 756-6990 Facsimile: (619) 756-6991 Paul Richter (to be admitted <b>DEVLIN LAW FIRM LLC</b> 1526 Gilpin Avenue Wilmington, Delaware 1980 Telephone: (302) 449–9010 Facsimile: (302) 353–4251 Alan P. Block (SBN 143783 ablock@mckoolsmith.com <b>MCKOOL SMITH, P.C.</b>	5422 n U <b>P, APC</b> 503 <i>pro hac vic</i>	e)			
11 12 13	300 South Grand Avenue, Suite 2900 Los Angeles, California, Suite 2900 Telephone: (213) 694-1200 Facsimile: (213) 694-1234					
14 15	Attorneys for Plaintiff IN THE UNITED STATES DISTRICT COURT FOR THE SOUTHERN DISTRICT OF CALIFORNIA					
16 17						
18 19 20	BELL SEMICONDUCTOR, Plaintiff,	LLC	Case No. 22- FIRST AME			
20	V.		JURY TRIA	L DEMANI	DED	
22	NXP USA, INC.		(Leave to file	e granted No	ov. 10, 2022)	
23 24	Defendan	t.				
25						
26						
27						
28	FIRST AMENDED COMPLAINT					

Plaintiff Bell Semiconductor, LLC ("Bell Semic" or "Plaintiff") brings this 2 Complaint Defendant NXP USA, Inc. ("NXP") for infringement of U.S. Patent Nos. 7,149,989 ("the '989 patent") and 7,260,803 ("the '803 patent") (collectively the 3 "Lakshmanan patents"). Plaintiff, on personal knowledge of its own acts, and on 4 information and belief as to all others based on investigation, alleges as follows: 5

6

9

11

1

# SUMMARY OF THE ACTION

This is a patent infringement suit relating to NXP's unauthorized and 7 1. 8 unlicensed use of the Lakshmanan patents. The metal design and insertion technologies claimed in the Lakshmanan patents are used by NXP in the production of one or more of its semiconductor chips, including its NXP LS1043A Quad-Core Networking 10 Processor.

12 2. Semiconductor devices include different kinds of materials to function as intended. For example, these devices typically include both metal (i.e., conductor) and 13 insulator materials, which are deposited or otherwise processed sequentially in layers 14 to form the final device. These layers-and the interconnects and components formed 15 16 within them—have gotten much smaller over time, increasing the performance of these 17 devices dramatically. These devices have also become exceedingly more complex with increasing numbers of layers and increasingly smaller device features, all to enable 18 19 increasingly faster devices operating at higher clock speeds. As a result, it has become more important to reduce the chance of short circuits and to keep the layers planar as 20 the device is being built because defects and warpage can cause fabrication issues and 21 22 malfunctioning of the device. Manufacturers use a process called Chemical Mechanical Planarization/Polishing ("CMP") to smooth out the surface of the device periodically 23 24 between deposition and/or etching of each layer. This allows subsequent layers to be built and connected more easily with fewer opportunities for short circuits or other 25 errors that render the device defective. CMP functions best when there is a certain 26 density and variance of the same material on the surface of the chip. This is because 27

different materials will be "polished" away at different rates, leading to erosion or 1 dishing on the surface. To reduce this problem "dummy" interconnect material, also 2 known as "dummy fill," is typically inserted into low-density regions of the device to 3 increase the overall uniformity of the structures on the surface of the layer and reduce 4 the density variability across the surface of the device. Dummy fill is typically inserted 5 by a dummy fill tool, which checks the metal density of the device and places dummy 6 metal into regions that do not meet the metal density needed to minimize the likelihood 7 8 that CMP processes causes the device to malfunction.

9 3. Prior to development of the methodology described in the '803 patent, if a designer requested even a small change to a semiconductor device, the dummy fill 10 pattern must be thrown out. This is problematic because it can take up to 30 hours to 11 run the dummy fill tool to create the dummy fill pattern. By starting over, the entire 12 device design layout could be delayed by 30 hours or more. This issue is exacerbated 13 with every subsequent change that again causes the dummy fill process to begin again 14 from scratch. Such an iterative, time-consuming process negatively impacts the 15 16 fabrication schedule and causes costs to go up.

Viswanathan Lakshmanan, Richard Blinne, Vikram Shrowty, and Lena 17 4. Montecillio ("the '803 Inventors"), the inventors of the '803 patent, understood the 18 drawbacks of this process and set out to develop a more efficient method for inserting 19 dummy metal into a circuit design after portion(s) of it have changed. The '803 20 Inventors ultimately conceived of a dummy fill insertion procedure that did not require 21 22 having to rerun the dummy fill tool whenever any change was made to the layout. The claimed invention, after a portion of the design data has changed, first performs a check 23 24 to determining whether any dummy metal objects intersect with any other objects in the design data. Then any intersecting dummy metal objects are deleted from the design 25 26 data, thereby avoiding having to rerun the dummy fill tool.

28

5. The inventions disclosed in the '803 patent provide many advantages over 1 2 the prior art. In particular, they provide a simple and efficient method for ensuring dummy metal does not intersect other components such that the dummy fill tool does 3 not have to be rerun. See Ex. A at 2:6-22. As mentioned above, this is very beneficial 4 5 as it substantially reduces the run time of the dummy fill tool, shortens the overall design timeline, and avoids cost overruns and delays, making it less costly to make 6 changes later in the design process. See Ex. A at 1:51-65. Given the aforementioned 7 8 increased complexity of circuit designs and the corresponding delays from ECOs and 9 layout changes, these efficiency gains have become more and more important in completing the design process without affecting time-to-market. These significant 10 advantages are achieved through the use of the patented inventions and thus the '803 11 patent presents significant commercial value for companies like NXP. 12

13 The '989 patent addresses another way to minimize short circuits and 6. malfunctioning devices. When creating a semiconductor device, designers typically 14 create layout designs that contain the topological information used to identify structures 15 within several layers of the semiconductor device. These layout designs are ultimately 16 used as blueprints to create the physical semiconductor device. Prior to development of 17 the methodology described in the '989 patent, the designs would be validated at the 18 19 very end of the design cycle, when all components have been placed and routed. However, if the validation process detects a design fault, like a short circuit, at the very 20 end of the design cycle, then the timing of the entire integrated circuit design may have 21 to be reset. In some cases, the design may have to be re-floorplanned and the entire 22 design cycle may have to be reiterated, causing delays on of several weeks or months, 23 24 depending on the overall complexity of the design and the process node. Similarly, it is not possible to simply run the validation check early in the process to avoid this issue. 25 Doing so would cause the validation process to incorrectly identify a large number of 26 27 errors because the circuit design is incomplete in early stages.

7. Viswanathan Lakshmanan, Alan Holesovsky, Lisa Miller, and Jonathan 1 2 Kuppinger ("the '989 Inventors"), the inventors of the '989 patent, understood the 3 drawbacks of both late stage and early stage validation processes and decided to create something better. The '989 Inventors ultimately conceived of a validation procedure 4 5 that specifies validation checks on certain physical design rules that are specific to texted metal short circuits between different signal sources in addition to power and 6 ground. The claimed invention receives a representation of an integrated circuit design 7 and a physical design rule deck that specifies rule checks to be performed on the 8 9 integrated circuit design. The claimed invention generates a specific rule deck from the physical design rule deck, where the specific rule deck is a subset that includes only 10 physical design rules that are specific to texted metal short circuits between different 11 signal sources in addition to power and ground in the integrated circuit design. A 12 physical design validation is performed on the integrated circuit design from the 13 14 specific rule deck to identify texted metal short circuits between different signal sources in addition to power and ground in the integrated circuit design. 15

16 8. The inventions disclosed in the '989 patent provide many advantages over the prior art. In particular, they provide the ability to perform an early validation process 17 that does not falsely identify a number of unfounded errors in the early stage of the 18 19 design. See Ex. B at 2:47–58. For instance, in early stages, the patented process can identify violations in floorplanning, texted metal shorts, and errors in power map 20 structure. See Ex. B at 2:64–3:7. Early defect detection saves computer processing time, 21 22 avoids severe voltage droop, and allows for correction in early stages, each of which would otherwise result in costly schedule delays and unacceptable turnaround time. See 23 24 Ex. B at 3:7–20. Moreover, this allows high-level power and signal-routing such that individual blocks with defined pins can be finalized by the responsible members of 25 26 design team in parallel, at substantial decrease in design time and overall gains in 27 efficiency. These significant advantages are achieved through the use of the patented

> 4 FIRST AMENDED COMPLAINT

inventions and thus the '989 patent presents significant commercial value for
 companies like NXP.

9. Bell Semic brings this action to put a stop to NXP's unauthorized and unlicensed use of the inventions claimed in the Lakshmanan patents.

### THE PARTIES

10. Plaintiff Bell Semic is a limited liability company organized under the laws of the State of Delaware with a place of business at One West Broad Street, Suite 901, Bethlehem, PA 18018.

9 Bell Semic stems from a long pedigree that began at Bell Labs. Bell Labs 11. sprung out of the Bell System as a research and development laboratory, and eventually 10 became known as one of America's greatest technology incubators. Bell Labs 11 employees invented the transistor in 1947 in Murray Hill, New Jersey. It was widely 12 considered one of the most important technological breakthroughs of the time, earning 13 the inventors the Nobel Prize in Physics. Bell Labs made the first commercial 14 transistors at a plant in Allentown, Pennsylvania. For decades, Bell Labs licensed its 15 16 transistor patents to companies throughout the world, creating a technological boom that led to the use of transistors in the semiconductor devices prevalent in most 17 electronic devices today. 18

19 12. Bell Semic, a successor to Bell Labs' pioneering efforts, owns over 1,900 worldwide patents and applications, approximately 1,500 of which are active United 20 States patents. This patent portfolio of semiconductor-related inventions was 21 22 developed over many years by some of the world's leading semiconductor companies, including Bell Labs, Lucent Technologies, Agere Systems, and LSI Logic and LSI 23 24 Corporation ("LSI"). This portfolio reflects technology that underlies many important innovations in the development of semiconductors and integrated circuits for high-tech 25 products, including smartphones, computers, wearables, digital signal processors, IoT 26

> 5 FIRST AMENDED COMPLAINT

28

27

3

4

5

6

7

devices, automobiles, broadband carrier access, switches, network processors, and 1 wireless connectors. 2

3 13. The principals of Bell Semic all worked at Bell Labs' Allentown facility, and have continued the rich tradition of innovating, licensing, and helping the industry 4 at large since those early days at Bell Labs. For example, Bell Semic's CTO was an LSI 5 6 Fellow and Broadcom Fellow. He is known throughout the world as an innovator with more than 300 patents to his name, and he has a sterling reputation for helping 7 8 semiconductor fabs improve their efficiency. Bell Semic's CEO took a brief hiatus from 9 the semiconductor world to work with Nortel Networks in the telecom industry during its bankruptcy. His efforts saved the pensions of tens of thousands of Nortel retirees 10 and employees. In addition, several Bell Semic executives previously served as engineers at many of these companies and were personally involved in creating the 12 ideas claimed throughout Bell Semic's extensive patent portfolio. 13

14 14.On information and belief, NXP has a place of business in this District at Innovation Drive, Suite 150, San Diego, CA 92128. On information and belief, NXP 15 16 develops, designs, and/or manufactures products in the United States, including in this District, according to the Lakshmanan patented process/methodology; and/or uses the 17 Lakshmanan patented process/methodology in the United States, including in this 18 19 District, to make products; and/or distributes, markets, sells, or offers to sell in the United States and/or imports products into the United States, including in this District, 20 that were manufactured or otherwise produced using the patented process. Additionally, 21 22 NXP introduces those products into the stream of commerce knowing that they will be sold and/or used in this District and elsewhere in the United States. 23

# JURISDICTION AND VENUE

This is an action for patent infringement arising under the Patent Laws of 25 15. the United States, Title 35 of the United States Code. Accordingly, this Court has 26 27 subject matter jurisdiction under 28 U.S.C. §§ 1331 and 1338(a).

> 6 FIRST AMENDED COMPLAINT

28

24

1 16. This Court has personal jurisdiction over NXP under the laws of the State 2 of California, due at least to its substantial business in California and in this District. NXP has purposefully and voluntarily availed itself of the privileges of conducting 3 business in the United States, in the State of California, and in this District by 4 5 continuously and systematically placing goods into the stream of commerce through an established distribution channel with the expectation that they will be purchased by 6 consumers in this District. In the State of California and in this District, NXP, directly 7 8 or through intermediaries: (i) performs at least a portion of the infringements alleged 9 herein; (ii) develops, designs, and/or manufactures products according to the Lakshmanan patented process/methodology; (iii) distributes, markets, sells, or offers to 10 sell products formed according to the Lakshmanan patented process/methodology; 11 and/or (iv) imports products formed according to the Lakshmanan patented 12 process/methodology. 13

14 17. On information and belief, venue is proper in this Court pursuant to 28
15 U.S.C. §§ 1391 and 1400 because NXP has committed, and continues to commit, acts
16 of infringement in this District and has a regular and established place of business in
17 this District. For example, NXP maintains a regular and established place of business
18 at Innovation Drive, Suite 150, San Diego, CA 92128.

1918.On information and belief, NXP current employs more than 75 engineers in20the San Diego area. See Search Results for Current NXP Employees, LinkedIn21(availableat

https://www.linkedin.com/search/results/people/?currentCompany=%5B%221088%2
2%5D&geoUrn=%5B%22103918656%22%2C%2290010472%22%5D&keywords=e
ngineer&origin=FACETED\_SEARCH&sid=or8) (last visited August 15, 2022). In
addition, NXP is advertising 35 jobs at its San Diego location. These positions include
those that relate to the Lakshmanan patented process/methodology, such as positions
for a Principal Physical Design Engineer, Principal SoC Physical Design, SoC

7 FIRST AMENDED COMPLAINT

Hardware Architect - Security, Principal System Integration Engineer, Principal 1 Verification Engineer, Principal Digital Design Engineer, and SoC Hardware Architect. 2 3 NXP Jub See Listings, NXP (available at https://nxp.wd3.myworkdayjobs.com/careers?Location Country=bc33aa3152ec42d49 4 95f4791a106ed09&locations=98d67abaaa8a100fa6344859d7d49369) 5 (last visited August 18, 2022). 6

7 19. Venue is also convenient in this District. This is at least true because of
8 this District's close ties to this case—including the technology, relevant witnesses, and
9 sources of proof noted above—and its ability to quickly and efficiently move this case
10 to resolution.

20. On information and belief, Bell Semic's cause of action arises directly
from NXP's circuit design work and other activities in this District. Moreover, on
information and belief, NXP has derived substantial revenues from its infringing acts
occurring within the State of California and within this District.

15

# **U.S. PATENT NO. 7,149,989**

16 21. Bell Semic is the owner by assignment of the '989 patent. The '989 patent
17 is titled "Method of Early Physical Design Validation and Identification of Texted
18 Metal Short Circuits in an Integrated Circuit Design." The '989 patent issued on
19 December 12, 2006. A true and correct copy of the '989 patent is attached as Exhibit
20 B.

21 22. The inventors of the '989 patent are Viswanathan Lakshmanan, Alan
22 Holesovsky, Lisa Miller, and Jonathan Kuppinger.

23. The application that resulted in the issuance of the '989 patent was filed on September 22, 2004. The '989 patent claims priority to September 22, 2004.

25 24. The '989 patent generally relates to "methods of verifying an integrated
26 circuit design to ensure adherence to process rules and overall manufacturability of the
27 integrated circuit design for a specific technology." Ex. B at 1:10–15.

#### 8 FIRST AMENDED COMPLAINT

28

23

The '989 patent identifies the shortcomings of the prior art. More 1 25. specifically, the specification describes that the prior validation methodology was 2 disadvantageous because "a design fault detected so late might reset the time schedule 3 for the entire integrated circuit design." Ex. B at 2:42-44. In some cases, this means the 4 5 "design may have to be re-floorplanned, and the entire design cycle may have to be 6 reiterated." Ex. B at 2:44–46. Existing early design validation processes resulted in "substantial amount[s] of computer processing time that would severely impact the 7 product turnaround time." Ex. B at 2:50-54. In addition, it would "falsely report" a 8 9 large number of design errors "due to the incomplete circuit design, making it difficult to sort out the design errors that need to be corrected before the circuit design is 10 completed." Ex. B at 2:54-58. 11

In light of the drawbacks of the prior art, the Inventors recognized the need 12 26. to "provide[] design rules that may be used in conjunction with a design rule check tool 13 14 and/or a layout vs. schematic tool in an early stage of the physical design to detect design rule violations in floorplanning, including input/output cell placement and 15 16 construction and power distribution and power map structure." Ex. B at 2:64–3:3. Moreover, "texted metal short circuits may be identified most advantageously in the 17 early or evolutionary aspects of the design flow," which reduc[es] the computer 18 processing time required to validate an integrated circuit design," such as once layout 19 design is complete. Ex. B at 3: 3–11. The inventions claimed in the '989 patent address 20 21 this need.

22 27. The '989 patent contains two independent claims and 12 total claims,
23 covering a method and computer program product. Claim 1 reads:

1. A method comprising the steps of:

24

25

26

27

28

(a) receiving as input a representation of an integrated circuit design;

(b) receiving as input a physical design rule deck that specifies rule checks to be performed on the integrated circuit design;

(c) generating a specific rule deck from the physical design rule deck wherein the specific rule deck includes only physical design rules that are specific to texted metal short circuits between different signal sources in addition to power and ground in the integrated circuit design; and

(d) performing a physical design validation on the integrated circuit design from the specific rule deck to identify texted metal short circuits between different signal sources in addition to power and ground in the integrated circuit design.

28. This claim, as a whole, provides significant benefits and improvements to the function of the semiconductor device, *e.g.*, minimizing the potential for design-based short circuits, ensuring overall manufacturability of devices, reducing probability of failure, and ultimately lessening the likelihood of defective devices. *See, e.g.*, Ex. B at 1:11–15; 3:3–19.

29. The claims of the '989 patent also recite inventive concepts that improve the functioning of the fabrication process, particularly validation processes. The claims of the '989 patent disclose a new and novel solution to specific problems related to endstage validation. As explained in detail above and in the '989 patent specification, the claimed inventions improve upon the prior art processes by performing early-stage validation on texted metal short circuits. This has the advantage of ensuring manufacturability of devices, lessening the likelihood of short circuits and other defects, as well as substantially reducing the time needed to finalize a circuit design. This allows high-level power and signal-routing such that individual blocks with defined pins can be finalized by the responsible members of design team in parallel, at substantial decrease in design time and overall gains in efficiency.

# **U.S. PATENT NO. 7,260,803**

30. Bell Semic is the owner by assignment of the '803 patent. The '803 patent 1 is titled "Incremental Dummy Metal Insertions." The '803 patent issued on August 21, 2 2007. A true and correct copy of the '803 patent is attached as Exhibit A. 3

31.

4

5

The inventors of the '803 patent are Viswanathan Lakshmanan, Richard Blinne, Vikram Shrowty, and Lena Montecillo.

6 32. The application that resulted in the issuance of the '803 patent was filed on October 10, 2003. The '803 patent claims priority to October 10, 2003. 7

The '803 patent generally relates to "a method for performing dummy 8 33. 9 metal insertion that avoids having to rerun the dummy fill software tool after the integrated circuit design is changed." Ex. A at 1:6-10. 10

The '803 patent identifies the shortcomings of the prior art. More 11 34. specifically, the specification describes that the prior dummy fill methodologies were 12 disadvantageous because, when a customer requests a change, "the results of the 13 dummy fill tool are thrown out, and the dummy fill tool is rerun in order to ensure that 14 no dummy metal intersects with any of the design objects." Ex. A at 1:51-59. 15 Unfortunately, this "may delay completion of the design by another 30 hours" and may 16 "significantly impact the design schedule and result in cost overruns. Ex. A at 1:60-65. 17 This is especially true when multiple changes are requested. 18

19 35. In light of the drawbacks of the prior art, the Inventors recognized the need to "insert[] dummy metal into an integrated circuit design after an ECO [Engineering 20Change Order] without requiring reruns of the dummy fill tool." Ex. A at 1:66-2:1. 21 This "saves time on overall design execution" and helps manufacturers "meet 22 aggressive design schedules." Ex. B at 2:15-22; 4:52-57. The inventions claimed in 23 24 the '803 patent address this need.

The '803 patent contains two independent claims and 22 total claims, 25 36. 26 covering a method and computer readable medium for performing dummy metal insertion. Claim 1 reads: 27

С	ase 3:22-cv-01267-LL-JLB Document 22 Filed 11/15/22 PageID.333 Page 13 of 21				
1 2	1. A method for performing dummy metal insertion in design data for an integrated circuit, which includes dummy metal objects inserted by a dummy fill tool, comprising:				
3 4 5	(a) after a portion of the design data is changed, performing a check to determine whether any dummy metal objects intersect with any other objects in the design data; and				
6 7 8	(b) deleting the intersecting dummy metal objects from the design data, thereby avoiding having to rerun the dummy fill tool.				
9	37. This claim, as a whole, provides significant benefits and improvements to				
10	the function of the semiconductor device, <i>e.g.</i> , minimizing the potential for design-				
11	based short circuits, increasing the efficiency of the design process, and ensuring that				
12	devices meet their minimum density requirements, which reduces the probability of				
13	short circuits or other defects that render devices inoperable. See, e.g., Ex. A at 1:24–				
14	42.				
15	38. The claims of the '803 patent also recite inventive concepts that improve				
16	the functioning of the fabrication process, particularly dummy fill processes. The claims				
17	of the '803 patent disclose a new and novel solution to specific problems related to				
18	rerunning dummy fill tools after a change order is received. As explained in detail above				
19	and in the '803 patent specification, the claimed inventions improve upon the prior art				
20	processes by deleting dummy metal objects if a change order results in dummy metal				
21	objects that intersect with other objects in the design data. This has the advantage of				
22	maintaining minimum metal density without having to rerun the dummy fill tool, and				
23	results in substantially reducing the time needed to finalize a circuit design due to the				
24	ability to make late-stage ECOs and incremental changes in layout without needing to				
25	re-run the dummy fill tool for the entire layer.				
26					
27					
28					

## COUNT I – INFRINGEMENT OF U.S. PATENT NO. 7,149,989

39. Bell Semic re-alleges and incorporates by reference the allegations of the
foregoing paragraphs as if fully set forth herein.

4 40. The '989 patent is valid and enforceable under the United States Patent
5 Laws.

41. Bell Semic owns, by assignment, all right, title, and interest in and to the '989 patent, including the right to collect for past damages.

8

6

7

1

42. A copy of the '989 patent is attached at Exhibit B.

9 43. On information and belief, NXP has and continues to directly infringe
10 pursuant to 35 U.S.C. § 271(a) one or more claims of the '989 patent by using the
11 patented methodology to design one or more devices, including as one example the
12 NXP LS1043A Quad-Core Networking Processor, in the United States.

On information and belief, NXP employs a variety of design tools, for 13 44. example, Cadence, Synopsys, and/or Siemens tools, to validate its circuit designs (the 14 "Accused Processes") as recited in the '989 patent claims. As one example, NXP's 15 16 Accused Processes perform a method that receives as input a representation of an integrated circuit design as required by claim 1 of the '989 patent. NXP does so by 17 employing a design tool, such as at least one of a Cadence, Synopsys, and/or Siemens 18 19 tool, into which a circuit design for its NXP LS1043A Quad-Core Networking Processor is imported. 20

45. NXP's Accused Processes also receive as input a physical design rule deck
that specifies rule checks to be performed on the integrated circuit design. NXP does
so by employing a design tool, such as at least one of the Cadence, Synopsys, and/or
Siemens tools, that receives various in-design verification processes for concurrent
physical design and verification of the NXP LS1043A Quad-Core Networking
Processor's circuit designs.

28

1 46. NXP's Accused Processes also generate a specific rule deck from the 2 physical design rule deck wherein the specific rule deck includes only physical design rules that are specific to texted metal short circuits between different signal sources in 3 addition to power and ground in the integrated circuit design. NXP does so by 4 employing a design tool, such as at least one of the Cadence, Synopsys, and/or Siemens 5 tools, that includes a "short finder," "short locator," or similar functionality that 6 identifies texted metal short circuits. For example, the Accused Processes allow 7 designers to select texted metal short circuits, which are shown by cell, text, net, layer 8 9 and position. The nets may include ground, power, and other signal nets. An exemplary infringement analysis showing infringement of one or more claims of the '989 patent 10 is set forth in Exhibit D. The declaration of Lloyd Linder, an expert in the field of 11 semiconductor device design, is attached at Exhibit E and further describes NXP's 12 infringement of the '989 patent. 13

14 47. NXP's Accused Processes infringe and continue to infringe one or more15 claims of the '989 patent during the pendency of the '989 patent.

On information and belief, NXP has and continues to infringe pursuant to 48. 16 35 U.S.C. § 271, et seq., directly, either literally or under the doctrine of equivalents, 17 by using the Accused Processes in violation of one or more claims of the '989 patent. 18 NXP has and continues to infringe pursuant to 35 U.S.C. § 271, et seq., directly, either 19 literally or under the doctrine of equivalents, by making, selling, or offering to sell in 20 the United States, or importing into the United States products manufactured or 21 otherwise produced using the Accused Processes in violation of one or more claims of 22 the '989 patent. 23

49. NXP's infringement of the '989 patent is exceptional and entitles Bell
Semic to attorneys' fees and costs incurred in prosecuting this action under 35 U.S.C.
§ 285.

50. Bell Semic has been damaged by NXP's infringement of the '989 patent
 and will continue to be damaged unless NXP is enjoined by this Court. Bell Semic has
 suffered and continues to suffer irreparable injury for which there is no adequate
 remedy at law. The balance of hardships favors Bell Semic, and public interest is not
 disserved by an injunction.

51. Bell Semic is entitled to recover from NXP all damages that Bell Semic
has sustained as a result of NXP's infringement of the '989 patent, including without
limitation and/or not less than a reasonable royalty.

9

10

11

14

15

28

# COUNT II – INFRINGEMENT OF U.S. PATENT NO. 7,260,803

52. Bell Semic re-alleges and incorporates by reference the allegations of the foregoing paragraphs as if fully set forth herein.

12 53. The '803 patent is valid and enforceable under the United States Patent13 Laws.

54. Bell Semic owns, by assignment, all right, title, and interest in and to the '803 patent, including the right to collect for past damages.

16

55. A copy of the '803 patent is attached at Exhibit A.

17 56. On information and belief, NXP has and continues to directly infringe
18 pursuant to 35 U.S.C. § 271(a) one or more claims of the '803 patent by using the
19 patented methodology to design one or more devices, including as one example the
20 NXP LS1043A Quad-Core Networking Processor, in the United States.

57. On information and belief, NXP employs a variety of design tools, for example, Cadence, Synopsys, and/or Siemens tools, to delete intersecting dummy metal objects from its circuit designs (the "Accused Processes") as recited in the '803 patent claims. As one example, NXP's Accused Processes perform a method of dummy metal insertion in design data for an integrated circuit, which includes dummy metal objects inserted by a dummy fill tool as required by claim 1 of the '803 patent. NXP does so by employing a design tool, such as at least one of a Cadence, Synopsys, and/or

> 15 FIRST AMENDED COMPLAINT

Siemens tool, that performs this dummy metal process for its NXP LS1043A Quad Core Networking Processor layout. The NXP LS1043A Quad-Core Networking
 Processor includes dummy metal objects inserted by a dummy fill tool, such as an
 "integrated" or "in-design" flow.

58. After a portion of the design data is changed, NXP's Accused Processes perform a check to determine whether any dummy metal objects intersect with any other objects in the design data. When NXP receives an Engineering Change Order ("ECO"), it employs a design tool, such as at least one of the Cadence, Synopsys, and/or Siemens tools, to perform a Design Rule Check ("DRC") to determine whether there are any rule violations, including those related to metal fill geometries and layout changes, in the NXP LS1043A Quad-Core Networking Processor's design data.

NXP's Accused Processes also delete the intersecting dummy metal 12 59. 13 objects from the design data, thereby avoiding having to rerun the dummy fill tool. NXP 14 does so by employing a design tool, such as at least one of the Cadence, Synopsys, and/or Siemens tools, that repairs DRC violations associated with shorts caused by 15 16 dummy fill geometries intersecting with other objects in the design data. For example, the Accused Processes allow designers to trim metal fill geometries that cause the short 17 18 or DRC violation. An exemplary infringement analysis showing infringement of one or 19 more claims of the '803 patent is set forth in Exhibit C. The declaration of Lloyd Linder, an expert in the field of semiconductor device design, is attached at Exhibit E and 20 further describes NXP's infringement of the '803 patent. 21

60. NXP's Accused Processes infringe and continue to infringe one or more
claims of the '803 patent during the pendency of the '803 patent.

61. On information and belief, NXP has and continues to infringe pursuant to
35 U.S.C. § 271, *et seq.*, directly, either literally or under the doctrine of equivalents,
by using the Accused Processes in violation of one or more claims of the '803 patent.
NXP has and continues to infringe pursuant to 35 U.S.C. § 271, *et seq.*, directly, either

28

5

6

7

8

9

10

literally or under the doctrine of equivalents, by making, selling, or offering to sell in 1 the United States, or importing into the United States products manufactured or 2 otherwise produced using the Accused Processes in violation of one or more claims of 3 the '803 patent. 4

NXP's infringement of the '803 patent is exceptional and entitles Bell 5 62. Semic to attorneys' fees and costs incurred in prosecuting this action under 35 U.S.C. § 285.

6

7

16

17

18

19

20

21

22

23

24

25

26

27

28

Bell Semic has been damaged by NXP's infringement of the '803 patent 8 63. 9 and will continue to be damaged unless NXP is enjoined by this Court. Bell Semic has suffered and continues to suffer irreparable injury for which there is no adequate 10 remedy at law. The balance of hardships favors Bell Semic, and public interest is not 11 disserved by an injunction. 12

64. Bell Semic is entitled to recover from NXP all damages that Bell Semic 13 has sustained as a result of NXP's infringement of the '803 patent, including without 14 limitation and/or not less than a reasonable royalty. 15

С	ase 3:22-cv-0	01267-LL-JLB Document 22 Filed 11/15/22 PageID.339 Page 19 of 21					
1		PRAYER FOR RELIEF					
2	WHE	EREFORE, Bell Semic respectfully requests that this Court enter judgment					
3	in its favor	in its favor as follows and award Bell Semic the following relief:					
4 5	(a) a judgment declaring that NXP has infringed one or more claims of the Lakshmanan patents in this litigation pursuant to 35 U.S.C. § 271, <i>et seq</i> .						
6 7 8	(b)	an award of damages adequate to compensate Bell Semic for infringement of the Lakshmanan patents by NXP, in an amount to be proven at trial, including supplemental post-verdict damages until such time as NXP ceases its infringing conduct;					
9 10 11	(c)	a permanent injunction, pursuant to 35 U.S.C. § 283, prohibiting NXP and its officers, directors, employees, agents, consultants, contractors, suppliers, distributors, all affiliated entities, and all others acting in privity with NXP, from committing further acts of infringement;					
12 13	(d)	a judgment requiring NXP to make an accounting of damages resulting from NXP's infringement of the Lakshmanan patents;					
14 15	(e)	the costs of this action, as well as attorneys' fees as provided by 35 U.S.C. § 285;					
16 17	(f)	pre-judgment and post-judgment interest at the maximum amount permitted by law;					
18	(g)	all other relief, in law or equity, to which Bell Semic is entitled.					
19							
20							
21							
22							
23							
24							
25							
26							
27							
28		18 FIRST AMENDED COMPLAINT					

1 2	Dated: November 15, 2022	<u>/s/ Alan P. Block</u> James R. Patterson, SBN 211102
2		jim@pattersonlawgroup.com
		Jennifer M. French, SBN 265422
4		jenn@pattersonlawgroup.com PATTERSON LAW GROUP, APC
5		1350 Columbia Street, Unit 603
6		San Diego, California 92101
7		Telephone: (619) 756-6990 Facsimile: (619) 756-6991
8		
9		Paul Richter (to be admitted <i>pro hac vice</i> ) <b>DEVLIN LAW FIRM LLC</b>
10		1526 Gilpin Avenue
11		Wilmington, Delaware 19806
12		Telephone: (302) 449–9010 Facsimile: (302) 353–4251
13		Alan P. Block (SBN 143783)
14		ablock@mckoolsmith.com
15		MCKOOL SMITH, P.C.
16		300 South Grand Avenue, Suite 2900 Los Angeles, California, Suite 2900
		Telephone: (213) 694-1200
17		Facsimile: (213) 694-1234
18		Attorneys for Plaintiff Bell Semiconductor,
19		LLC
20		
21		
22		
23		
24		
25		
26		
27		
28		
_~	FIRST	19 AMENDED COMPLAINT

с	ase 3:22-cv-01267-LL-JLB	Document 22	Filed 11/15/22	PageID.341	Page 21 of 21
1		DEMAND I	FOR JURY TR	IAL	
2	Plaintiff hereby de				
3					
4	Dated: November 15, 20		s/ Alan P. Block		
5			ames R. Patterso m@pattersonlay		102
6		J	ennifer M. Frend	ch, SBN 2654	
7		-	enn@pattersonla PATTERSON L		
8		1	350 Columbia S	Street, Unit 60	
9			an Diego, Califo Selephone: (619)		
10			facsimile: (619)		
11		A	ttorneys for Pla	intiff Bell Sei	niconductor.
12			LC		,
13					
14					
15					
16					
17					
18					
19					
20					
21					
22					
23					
24					
25					
26					
27					
28			20		
		FIRST AME	ENDED COMPLAIN	JT	