

1 Seth W. Wiener (SBN 203747)
seth@sethwienerlaw.com
2 LAW OFFICES OF SETH WIENER
609 Karina Court
3 San Ramon, CA 94582
Telephone: (925) 487-5607

4 Michael Miguel (SBN 145182)
5 mmiguel@mckoolsmith.com
MCKOOL SMITH, P.C.
6 300 South Grand Avenue, Suite 2900
7 Los Angeles, California 90071
Telephone: (213) 694-1200
8 Facsimile: (213) 694-1234

9 Paul Richter*
DEVLIN LAW FIRM LLC
10 1526 Gilpin Avenue
Wilmington, Delaware 19806
11 Telephone: (302) 449-9010
Facsimile: (302) 353-4251
12

13 Attorneys for Plaintiff
BELL SEMICONDUCTOR, LLC
14

15
16 **IN THE UNITED STATES DISTRICT COURT**
17 **FOR THE EASTERN DISTRICT OF CALIFORNIA**
18

19 BELL SEMICONDUCTOR, LLC

20 Plaintiff,

21 v.

22 KIOXIA AMERICA, INC. and KIOXIA
23 CORPORATION,

24 Defendant.
25

Case No. 2:22-cv-01880-KJM-JDP

FIRST AMENDED COMPLAINT

JURY TRIAL DEMANDED

1 Plaintiff Bell Semiconductor, LLC (“Bell Semic” or “Plaintiff”) brings this Complaint against
2 Defendant Kioxia America, Inc. and Kioxia Corporation (collectively, “Kioxia”) for infringement of
3 U.S. Patent No. 7,231,626 (“the ’626 patent”) and U.S. Patent No. 6,436,807 (“the ’807 patent”).
4 Plaintiff, on personal knowledge of its own acts, and on information and belief as to all others based
5 on investigation, alleges as follows:

6 **SUMMARY OF THE ACTION**

7 1. This is a patent infringement suit relating to Kioxia’s unauthorized and unlicensed use
8 of the ’626 patent and ’807 patent. The circuit design methodologies claimed in the ’626 patent
9 and ’807 patent are used by Kioxia in the production of one or more of its devices, including its SSD
10 chips, TC58NC0L1XGSD PCIe Gen 4.0 NVMe SSD Controller (“Kioxia Accused Product”).

11 2. Traditionally, the process flow for IC design is highly linear, with each phase of the
12 design process depending on the previous steps. Accordingly, when revisions to portions of the
13 physical design are made, as typically happens numerous times during the design process, all the
14 subsequent steps typically need to be redone in their entirety for at least the layer, if not the entire
15 device. This is because regardless of the size or extent of the revision to the physical design, the
16 changes must be merged into a much larger integrated circuit design and then the remaining steps of
17 the design process flow re-run.

18 3. Before the inventions claimed in the ’626 patent, the typical turnaround time for
19 implementing a change to the physical design for cutting edge devices was approximately one week
20 regardless of the size of the change. This is extremely inefficient in most instances where the change
21 relates to only a small fraction of the overall design. *See* Ex. A at 3:16–18 & Fig. 1.

22 4. The ’626 patent’s inventors solved this problem by defining a window that encloses a
23 change specified by the revision to physical design. The window defines an area that is less than the
24 area of the entire circuit design. Only the nets within that window are routed pursuant to the revision,
25 leaving the remaining nets in the design unaffected. Then, the results of that incremental routing are
26 inserted into a copy of the original IC design to produce a revised IC design that effects the physical
27 design change without needing to redo the entire process flow.
28

1 5. Semiconductor devices include different kinds of materials to function as intended. For
2 example, these devices typically include both metal (*i.e.*, conductor) and insulator materials, which
3 are deposited or otherwise processed sequentially in layers to form the final device. These layers—
4 and the interconnects and components formed within them—have gotten much smaller over time,
5 increasing the performance of these devices dramatically. As a result, it has become even more
6 important to keep the layers planar as the device is being built because defects and warpage can cause
7 fabrication issues and malfunctioning of the device. Manufacturers use a process called Chemical
8 Mechanical Planarization/Polishing (“CMP”) to smooth out the surface of the device to prepare the
9 device for further processing, such as deposition of another layer. This allows subsequent layers to be
10 built and connected more easily with fewer opportunities for short circuits or other errors that render
11 the device defective. CMP functions best when there is a certain density and variance of the same
12 material on the surface of the chip. This is because different materials will be “polished” away at
13 different rates, leading to erosion or dishing on the surface. To reduce this problem “dummy” material,
14 also known as “dummy fill,” is typically inserted into low-density regions of the device to increase
15 the overall uniformity of the structures on the surface of the layer and reduce the density variability
16 across the surface of the device. However, dummy fill can increase capacitance if it is placed too close
17 to signal wires, which slows the transmission speed of signals and degrades the overall performance
18 of the device.

19 6. Prior to development of the methodology described in the ’807 patent, the placement
20 of dummy fill in the open areas of the interconnect layer was performed based upon a predetermined
21 set density. However, use of predetermined set densities was not ideal because it often resulted in
22 unnecessary placement of dummy fill and increased capacitance. For example, if the density of an
23 active interconnect feature was high in relation to an adjacent open area, then it would not be necessary
24 to place dummy fill in the corresponding open area at the predetermined density.

25 7. Recognizing these drawbacks, as well as the importance of having a flat or planarized
26 surface on the devices, Donald Cwynar, Sudhanshu Misra, Dennis Ouma, Vivek Saxena, and John
27 Sharpe (“the ’807 Inventors”), the inventors of the ’807 patent, set out to develop a design process that
28 would achieve uniform density throughout the interconnect layer.

1 8. The '807 Inventors ultimately conceived of a method for making the layout for an
2 interconnect layout that allows for uniform density throughout the layer and facilitates planarization
3 during manufacturing of the device. The claimed invention begins by determining an active
4 interconnect feature density for each of a plurality of layout regions of the interconnect layout. Dummy
5 fill is then added to each layout region in order to obtain a desired density of active interconnect
6 features and dummy fill features in order to facilitate uniformity of planarization. In order to add
7 dummy fill in this manner, one must define a minimum dummy fill feature lateral dimension based
8 upon a dielectric layer deposition bias for a dielectric layer to be deposited over the interconnect layer.

9 9. The inventions disclosed in the '807 patent provide many advantages over the prior art.
10 In particular, having a uniform density for each layout region facilitates uniformity of planarization
11 during manufacturing of the semiconductor device. *See* Ex. D at 3:3-5, 5:9-12. Furthermore, adding
12 dummy fill features to obtain a desired density of active interconnect features and dummy fill features
13 also helps ensure that dummy fill features are not unnecessarily added. *Id.* at 2:63-67, 5:19-22.
14 Avoiding unnecessary dummy fill features is desirable because it decreases the parasitic capacitance
15 of the interconnect layer. *Id.* at 2:67-3:2, 5:22-24. The invention claimed in the '807 patent also
16 provides for the selective positioning of dummy fill features, which minimizes parasitic capacitance.
17 *Id.* at 5:28-33. These significant advantages are achieved through the use of the patented inventions
18 and thus the '807 patent presents significant commercial value for companies like Kioxia.

19 10. Bell Semic brings this action to put a stop to Kioxia's unauthorized and unlicensed use
20 of the inventions claimed in the '626 and '807 patents.

21 **THE PARTIES**

22 11. Plaintiff Bell Semic is a limited liability company organized under the laws of the State
23 of Delaware with a place of business at One West Broad Street, Suite 901, Bethlehem, PA 18018.

24 12. Bell Semic stems from a long pedigree that began at Bell Labs. Bell Labs sprung out
25 of the Bell System as a research and development laboratory, and eventually became known as one of
26 America's greatest technology incubators. Bell Labs employees invented the transistor in 1947 in
27 Murray Hill, New Jersey. It was widely considered one of the most important technological
28 breakthroughs of the time, earning the inventors the Nobel Prize in Physics. Bell Labs made the first

1 commercial transistors at a plant in Allentown, Pennsylvania. For decades, Bell Labs licensed its
2 transistor patents to companies throughout the world, creating a technological boom that led to the use
3 of transistors in the semiconductor devices prevalent in most electronic devices today.

4 13. Bell Semic, a successor to Bell Labs' pioneering efforts, owns over 1,900 worldwide
5 patents and applications, approximately 1,500 of which are active United States patents. This patent
6 portfolio of semiconductor-related inventions was developed over many years by some of the world's
7 leading semiconductor companies, including Bell Labs, Lucent Technologies, Agere Systems, and
8 LSI Logic and LSI Corporation ("LSI"). This portfolio reflects technology that underlies many
9 important innovations in the development of semiconductors and integrated circuits for high-tech
10 products, including smartphones, computers, wearables, digital signal processors, IoT devices,
11 automobiles, broadband carrier access, switches, network processors, and wireless connectors.

12 14. The principals of Bell Semic all worked at Bell Labs' Allentown facility, and have
13 continued the rich tradition of innovating, licensing, and helping the industry at large since those early
14 days at Bell Labs. For example, Bell Semic's CTO was a LSI Fellow and Broadcom Fellow. He is
15 known throughout the world as an innovator with more than 300 patents to his name, and he has a
16 sterling reputation for helping semiconductor fabs improve their efficiency. Bell Semic's CEO took a
17 brief hiatus from the semiconductor world to work with Nortel Networks in the telecom industry
18 during its bankruptcy. His efforts saved the pensions of tens of thousands of Nortel retirees and
19 employees. In addition, several Bell Semic executives previously served as engineers at many of these
20 companies and were personally involved in creating the ideas claimed throughout Bell Semic's
21 extensive patent portfolio.

22 15. On information and belief, Kioxia America, Inc. has its principal place of business and
23 headquarters at 2610 Orchard Parkway, San Jose, California 95134. On information and belief, Kioxia
24 Corporation has its principal place of business and headquarters at 3-1-21, Shibaura, Minato-ku,
25 Tokyo 108-0023, Japan. On information and belief, Kioxia America is a subsidiary of or otherwise
26 controlled by Kioxia Corporation.

27 16. On information and belief, Kioxia develops, designs, and/or manufactures products in
28 the United States, including in this District, according to the '626 and '807 patented

1 processes/methodologies; and/or uses the '626 and '807 patented processes/methodologies in the
2 United States, including in this District, to make products; and/or distributes, markets, sells, or offers
3 to sell in the United States and/or imports products into the United States, including in this District,
4 that were manufactured or otherwise produced using the patented process. Additionally, Kioxia
5 introduces those products into the stream of commerce knowing that they will be sold and/or used in
6 this District and elsewhere in the United States.

7 **JURISDICTION AND VENUE**

8 17. This is an action for patent infringement arising under the Patent Laws of the United
9 States, Title 35 of the United States Code. Accordingly, this Court has subject matter jurisdiction under
10 28 U.S.C. §§ 1331 and 1338(a).

11 18. This Court has personal jurisdiction over Kioxia under the laws of the State of
12 California, due at least to its substantial business in California and in this District. Kioxia has
13 purposefully and voluntarily availed itself of the privileges of conducting business in the United States,
14 in the State of California, and in this District by continuously and systematically placing goods into
15 the stream of commerce through an established distribution channel with the expectation that they will
16 be purchased by consumers in this District. In the State of California and in this District, Kioxia,
17 directly or through intermediaries: (i) performs at least a portion of the infringements alleged herein;
18 (ii) develops, designs, and/or manufactures products according to the '626 and '807 patented
19 processes/methodologies; (iii) distributes, markets, sells, or offers to sell products formed according
20 to the '626 and '807 patented processes/methodologies; and/or (iv) imports products formed according
21 to the '626 and '807 patented processes/methodologies.

22 19. On information and belief, venue is proper in this Court pursuant to 28 U.S.C. §§ 1391
23 and 1400 because Kioxia has committed, and continues to commit, acts of infringement in this District
24 and has a regular and established place of business in this District. For example, Kioxia a regular and
25 established place of business located in this District at 35 Iron Point Cir, Folsom, CA 95630.

26 20. Currently, Kioxia is advertising more than 2 jobs at the Folsom location. These
27 positions include those that relate to the patented processes/methodologies, such as positions for a
28 Principal Validation Engineer and ASIC Design Engineer. *See Job Search*, Kioxia

1 (<https://americas.kioxia.com/en-us/careers.html>) (last visited O, 2022). Moreover, on information
2 and belief, Kioxia employs close to 25 engineers in the Folsom area. *See Search Results for Current*
3 *Kioxia Employees*, LinkedIn (available at
4 https://www.linkedin.com/search/results/people/?currentCompany=%5B%2228493031%22%5D&geoUrn=%5B%22107149401%22%5D&keywords=engineer&origin=FACETED_SEARCH&sid=MYK&title=engineer) (last visited Oct. 17, 2022).

7 21. Venue is also convenient in this District. This is at least true because of this District’s
8 close ties to this case—including the technology, relevant witnesses, and sources of proof noted
9 above—and its ability to quickly and efficiently move this case to resolution.

10 22. On information and belief, Bell Semic’s causes of action arise directly from Kioxia’s
11 circuit design work and other activities in this District. Moreover, on information and belief, Kioxia
12 has derived substantial revenues from its infringing acts occurring within the State of Kioxia and
13 within this District.

14 **U.S. PATENT NO. 7,231,626**

15 23. Bell Semiconductor owns by assignment the entire right, title, and interest in the ’626
16 patent, entitled “Method Of Implementing An Engineering Change Order In An Integrated Circuit
17 Design By Windows.”

18 24. A true and correct copy of the ’626 patent is attached as Exhibit A.

19 25. The ’626 patent issued to inventors Jason K. Hoff, Viswanathan Lakshmanan, Michael
20 Josephides, Daniel W. Prevedel, Richard D. Blinne, and Johathan P. Kuppinger.

21 26. The application that resulted in issuance of the ’626 patent, United States Patent
22 Application No. 11/015,123, was filed December 17, 2004. It issued on June 12, 2007 and expires on
23 July 26, 2025.

24 27. The ’626 patent generally relates to “methods of implementing an engineering change
25 order (ECO) in an integrated circuit design.” Ex. A at 1:1–13.

26 28. The background section of the ’626 patent identifies the shortcomings of the prior art.
27 More specifically, the specification describes that the prior circuit design methodology was
28 disadvantageous because “[i]n previous methods for implementing an engineering change order

1 (ECO) request in an integrated circuit design, design tools are run for the entire integrated circuit
2 design, even though the engineering change order typically is only a small fraction of the size of the
3 integrated circuit design” Ex. A at 2:15–19.

4 29. The ’626 patent elaborates that because “cell placement, routing, design rule check
5 validation, and timing closure run times typically scale with the size of the entire integrated circuit
6 design,” Ex. A at 2:20–22, this produced a “typical turnaround time” of “about one week regardless
7 of the size of the engineering change order. . . . because although the engineering change order may
8 only have a size of a few cells, it must be merged with an integrated circuit design that typically has a
9 much greater size.” *Id.* at 2:37–44. Certain of these steps “may be especially time consuming and
10 resource intensive.” *Id.* at 3:16–17.

11 30. The inventions disclosed in the ’626 patent provide many advantages over the prior art.
12 In particular, they provide a simple and efficient method for ensuring that revisions to the physical
13 design of the IC do not unduly delay the completion of the design process. As the ’626 patent explains,
14 “significant savings in the resources required to perform routing, design rule check verification, net
15 delay calculation, and parasitic extraction may be realized by creating windows in the integrated circuit
16 design that include only the incremental changes to the overall integrated circuit design.” Ex. A at
17 3:19–23.

18 31. As mentioned above, this is very beneficial because it substantially reduces the run time
19 of the routing tools and related follow-on steps of the layout portion of the design process flow (such
20 as calculation of net delay, design rule check, and parasitic extraction). Thus, it shortens the overall
21 design timeline, and avoids cost overruns and delays, making it less costly to make changes later in
22 the design process or more often. *See id.*

23 32. Given the aforementioned increased complexity of circuit designs and the
24 corresponding delays from design changes, these efficiency gains have become more and more
25 important in completing the design process without affecting time-to-market. These significant
26 advantages are achieved through the use of the patented inventions and thus the ’626 patent presents
27 significant commercial value for chip designers.

28 33. In light of the drawbacks of the prior art, the ’626 patent’s inventors recognized the

1 need for a circuit design methodology in which the time required to implement an ECO “depend[s] on
2 the number of net changes in the [ECO] rather than on the total number of nets in the entire integrated
3 circuit design.” Ex. A at 2:51–53. The inventions claimed in the ’626 patent address this need.

4 34. The ’626 patent contains two independent claims and 8 total claims, covering a method
5 and computer readable medium for implementing a change order in an integrated circuit design. Claim
6 1 reads:

7 1. A method comprising steps of:

8 (a) receiving as input an integrated circuit design;

9 (b) receiving as input an engineering change order to the integrated circuit
10 design;

11 (c) creating at least one window in the integrated circuit design that encloses a
12 change to the integrated circuit design introduced by the engineering change
13 order wherein the window is bounded by coordinates that define an area that is
14 less than an entire area of the integrated circuit design;

15 (d) performing an incremental routing of the integrated circuit design only for
16 each net in the integrated circuit design that is enclosed by the window;

17 (e) replacing an area in a copy of the integrated circuit design that is bounded
18 by the coordinates of the window with results of the incremental routing to
19 generate a revised integrated circuit design; and

20 (f) generating as output the revised integrated circuit design.

21 35. This claim, as a whole, provides significant benefits and improvements to the function
22 of the semiconductor device design process, *e.g.*, providing a novel and substantially more efficient
23 process flow in which only the affected nets would be considered in the incremental routing. This
24 results in substantial reduction in the expected time of the design portion of producing semiconductor
25 devices.

26 36. The claims of the ’626 patent also recite inventive concepts that improve the
27 functioning of the fabrication process, particularly as to post-ECO routing. The claims of the ’626
28 patent disclose a new and novel solution to specific problems related to improving semiconductor

1 fabrication. As explained in detail above and in the '626 patent specification, the claimed inventions
2 improve upon the prior art processes by ignoring nets that are unaffected by an ECO in performing
3 routing following the ECO. This has the advantage of substantially reducing the impact on design
4 schedule of ECOs and other layout changes, thus increasing the efficiency of the design process and
5 making it easier to improve the design and fix design errors without unduly delaying time-to-market.
6 By making it easier to fix errors as they are found, and causing substantially less incremental delay
7 upon finding and fixing errors, the claimed inventive processes also increase the performance and
8 reliability of the finished product. Because of the claimed inventive processes, individual less
9 impactful design issues that still impact design performance (albeit not on a critical scale) can be
10 caught and fixed without costing the same delay as more substantial errors.

11 **U.S. PATENT NO. 6,436,807**

12 37. Bell Semic is the owner by assignment of the '807 patent. The '807 patent is titled
13 "Method for Making an Interconnect Layer and a Semiconductor Device Including the Same." The
14 '807 patent issued on August 20, 2002. A true and correct copy of the '807 patent is attached as Exhibit
15 D.

16 38. The inventors of the '807 patent are Donald Cwynar, Sudhanshu Misra, Dennis Ouma,
17 Vivek Saxena, and John Sharpe.

18 39. The application that resulted in the issuance of the '807 patent was filed on January 18,
19 2000. The '807 patent claims priority to January 18, 2000.

20 40. The '807 patent generally relates to "a method for making a layout for an interconnect
21 layer that has uniform density throughout to facilitate planarization during manufacturing of a
22 semiconductor device." Ex. D at 2:43-46. The background section of the '807 patent identifies the
23 shortcomings of the prior art. More specifically, the specification describes that the prior circuit design
24 methodology was disadvantageous because it could lead to "protrusions[] in the upper surface of the
25 dielectric material[] above respective active interconnect features[.]" *Id.* at 1:40-42. The specification
26 states that "if pattern density variations of the active interconnect features[] are large, CMP is not
27 adequate to sufficiently planarize the interconnect layer[.]" *Id.* at 1:67-2:2. Although "[c]onventional
28 layout algorithms" were typically used to place dummy fill features in open areas of the interconnect

1 layer, those algorithms placed dummy metal “based upon a predetermined set density.” *Id.* at 2:17-21.
2 Relying on “predetermined set densit[ies]” could lead to the unnecessary placement of dummy fill
3 features, which in turn could increase the parasitic capacitance of the interconnect layer. *Id.* at 2:31-
4 33. The specification notes that “variations in the density of the interconnect layer [could] cause
5 deviations when the interconnect layer [was] planarized.” *Id.* at 2:35-37.

6 41. In light of the drawbacks of the prior art, the ’807 Inventors recognized “a need for
7 making a layout for an interconnect layer that determines placement of dummy fill features for
8 achieving a uniform density throughout the interconnect layer.” Ex. D at 2:37–40. The inventions
9 claimed in the ’807 patent address this need.

10 42. The ’807 patent contains two independent claims and 18 total claims. Claim 1 reads:

11 1. A method for making a layout for an interconnect layer of a semiconductor device
12 to facilitate uniformity of planarization during manufacture of the semiconductor
13 device, the method comprising the steps of:

14 (a) determining an active interconnect feature density for each of a plurality of
15 layout regions of the interconnect layout; and

16 (b) adding dummy fill features to each layout region to obtain a desired density
17 of active interconnect features and dummy fill features to facilitate uniformity
18 of planarization during manufacturing of the semiconductor device, the adding
19 comprising defining a minimum dummy fill feature lateral dimension based
20 upon a dielectric layer deposition bias for a dielectric layer to be deposited over
21 the interconnect layer.

22 43. This claim, as a whole, provides significant benefits and improvements to the function
23 of the semiconductor device, *e.g.*, uniform planarization during manufacturing, avoidance of adding
24 unnecessary dummy fill features, and minimizing parasitic capacitance. *See, e.g.*, Ex. D at 5:9–34.

25 44. The claims of the ’807 patent also recite inventive concepts that improve the
26 functioning of the fabrication process, particularly as to dummy filling. The claims of the ’807 patent
27 disclose a new and novel solution to specific problems related to improving semiconductor fabrication.
28 As explained in detail above and in the ’807 patent specification, the claimed inventions improve upon

1 the prior art processes by determining an active interconnect feature density for each of a plurality of
2 layout regions of the interconnect layout and adding dummy fill to each layout region to obtain a
3 desired density of active interconnect features and dummy fill features to facilitate uniformity of
4 planarization. This has advantages such as avoiding the unnecessary adding of dummy fill features
5 and minimizing the parasitic capacitance of the interconnect layer.

6 **COUNT I – INFRINGEMENT OF U.S. PATENT NO. 7,231,626**

7 45. Bell Semic re-alleges and incorporates by reference the allegations of the foregoing
8 paragraphs as if fully set forth herein.

9 46. The '626 patent is valid and enforceable under the United States Patent Laws.

10 47. Bell Semic owns, by assignment, all right, title, and interest in and to the '626 patent,
11 including the right to collect for past damages.

12 48. A copy of the '626 patent is attached at Exhibit A.

13 49. On information and belief, Kioxia has and continues to directly infringe pursuant to 35
14 U.S.C. § 271(a) one or more claims of the '626 patent by using the patented methodology to design
15 one or more semiconductor devices, including as one example the Kioxia Accused Product, in the
16 United States.

17 50. On information and belief, Kioxia employs a variety of design tools, for example,
18 Cadence, Synopsys, and/or Siemens tools, to perform incremental routing in implementing an ECO
19 (the "Accused Processes") as recited in the '626 patent claims. As one example, Kioxia's Accused
20 Processes perform a method for only routing the nets affected by the ECO and merging that changed
21 area into the overall circuit layout as required by claim 1 of the '626 patent. Kioxia does so by
22 employing a design tool, such as at least one of a Cadence, Synopsys, and/or Siemens tool, to perform
23 incremental routing as part of implementing an ECO for the Kioxia Accused Product to generate a
24 revised integrated circuit design.

25 51. Kioxia's Accused Processes also calculate and perform a parasitic extraction only for
26 each net in the IC design enclosed by the window defining the ECO. (This parasitic extraction is also
27 how the Accused Processes further calculate a net delay only for each net in the IC design enclosed
28 by the window defining the ECO.) Kioxia does so by employing a design tool, such as at least one of

1 the Cadence, Synopsys, and/or Siemens tools, to perform the incremental routing during
2 implementation of the ECO for the Kioxia Accused Product's circuit designs.

3 52. Kioxia's Accused Processes also perform a design rule check only for each net in the
4 IC design enclosed by the ECO window. Kioxia does so by employing a design tool, such as at least
5 one of the Cadence, Synopsys, and/or Siemens tools, perform the incremental ECO and automatically
6 perform a DRC for those nets to ensure that the ECO did not violate any design rules when it fixed
7 other issues.

8 53. An exemplary infringement analysis showing infringement of one or more claims of
9 the '626 patent is set forth in Exhibit B. The declaration of Lloyd Linder, an expert in the field of
10 semiconductor device design, is attached at Exhibit C and further describes Kioxia's infringement of
11 the '626 patent.

12 54. Kioxia's Accused Processes infringe and continue to infringe one or more claims of
13 the '626 patent during the pendency of the '626 patent.

14 55. On information and belief, Kioxia has and continues to infringe pursuant to 35 U.S.C.
15 § 271, *et. seq.*, directly, either literally or under the doctrine of equivalents, by using the Accused
16 Processes in violation of one or more claims of the '626 patent. Kioxia has and continues to infringe
17 pursuant to 35 U.S.C. § 271, *et. seq.*, directly, either literally or under the doctrine of equivalents, by
18 making, selling, or offering to sell in the United States, or importing into the United States products
19 manufactured or otherwise produced using the Accused Processes in violation of one or more claims
20 of the '626 patent.

21 56. Kioxia's infringement of the '626 patent is exceptional and entitles Bell Semic to
22 attorneys' fees and costs incurred in prosecuting this action under 35 U.S.C. § 285.

23 57. Bell Semic has been damaged by Kioxia's infringement of the '626 patent and will
24 continue to be damaged unless Kioxia is enjoined by this Court. Bell Semic has suffered and continues
25 to suffer irreparable injury for which there is no adequate remedy at law. The balance of hardships
26 favors Bell Semic, and public interest is not disserved by an injunction.

27 58. Bell Semic is entitled to recover from Kioxia all damages that Bell Semic has sustained
28 as a result of Kioxia's infringement of the '626 patent, including without limitation and/or not less

1 than a reasonable royalty.

2 **COUNT II – INFRINGEMENT OF U.S. PATENT NO. 6,436,807**

3 59. Bell Semic re-alleges and incorporates by reference the allegations of the foregoing
4 paragraphs as if fully set forth herein.

5 60. The '807 patent is valid and enforceable under the United States Patent Laws.

6 61. Bell Semic owns, by assignment, all right, title, and interest in and to the '807 patent,
7 including the right to collect for past damages.

8 62. A copy of the '807 patent is attached at Exhibit D.

9 63. On information and belief, Kioxia has and continues to directly infringe pursuant to 35
10 U.S.C. § 271(a) one or more claims of the '807 patent by using the patented methodology to design
11 one or more semiconductor devices, including as one example the Accused Product, in the United
12 States.

13 64. On information and belief, Kioxia employs a variety of design tools, for example,
14 Cadence, Synopsys, and/or Siemens tools, to make a layout for an interconnect layer of a
15 semiconductor device (the "Accused Processes") as recited in the '807 patent claims. As one example,
16 Kioxia's Accused Processes perform a method for making a layout for an interconnect layer of a
17 semiconductor device, where the layout facilitates uniformity of planarization during manufacture of
18 the semiconductor device as required by claim 1 of the '807 patent. Kioxia does so by employing a
19 design tool, such as at least one of a Cadence, Synopsys, and/or Siemens tool, to make a layout for the
20 interconnect layer of its Accused Product. The Accused Product's layout facilitates uniformity of
21 planarization during manufacture of the device.

22 65. Kioxia's Accused Processes also determine an active interconnect feature density for
23 each of a plurality of layout regions of the interconnect layout. Kioxia does so by employing a design
24 tool, such as at least one of the Cadence, Synopsys, and/or Siemens tools, to determine an active
25 interconnect feature density for each of a plurality of layout regions of the interconnect layout of its
26 Accused Product.

27 66. Kioxia's Accused Processes also add dummy fill features to each layout region to
28 obtain a desired density of active interconnect features and dummy fill features to facilitate uniformity

1 of planarization during manufacturing of the semiconductor device, the adding comprising defining a
2 minimum dummy fill feature lateral dimension based upon a dielectric layer deposition bias for a
3 dielectric layer to be deposited over the interconnect layer.

4 67. Kioxia does so by employing a design tool, such as at least one of the Cadence,
5 Synopsys, and/or Siemens tools, to add dummy fill features to each layout region to obtain a desired
6 density of active interconnect features and dummy fill features to facilitate uniformity of planarization
7 during manufacturing of the semiconductor device. The adding of dummy fill through the use of these
8 design tools comprises defining a minimum dummy fill feature lateral dimension based upon a
9 dielectric layer deposition bias for a dielectric layer to be deposited over the interconnect layer. An
10 exemplary infringement analysis showing infringement of one or more claims of the '807 patent is set
11 forth in Exhibit E. The declaration of Lloyd Linder, an expert in the field of semiconductor device
12 design, is attached at Exhibit F and further describes Kioxia's infringement of the '807 patent.

13 68. Kioxia's Accused Processes infringe and continue to infringe one or more claims of
14 the '807 patent during the pendency of the '807 patent.

15 69. On information and belief, Kioxia has and continues to infringe pursuant to 35 U.S.C.
16 § 271, *et. seq.*, directly, either literally or under the doctrine of equivalents, by using the Accused
17 Processes in violation of one or more claims of the '807 patent. Kioxia has and continues to infringe
18 pursuant to 35 U.S.C. § 271, *et. seq.*, directly, either literally or under the doctrine of equivalents, by
19 making, selling, or offering to sell in the United States, or importing into the United States products
20 manufactured or otherwise produced using the Accused Processes in violation of one or more claims
21 of the '807 patent.

22 70. Kioxia's infringement of the '807 patent is exceptional and entitles Bell Semic to
23 attorneys' fees and costs incurred in prosecuting this action under 35 U.S.C. § 285.

24 71. Bell Semic has been damaged by Kioxia's infringement of the '807 patent and will
25 continue to be damaged unless Kioxia is enjoined by this Court. Bell Semic has suffered and continues
26 to suffer irreparable injury for which there is no adequate remedy at law. The balance of hardships
27 favors Bell Semic, and public interest is not disserved by an injunction.

28 72. Bell Semic is entitled to recover from Kioxia all damages that Bell Semic has sustained

1 as a result of Kioxia's infringement of the '807 patent, including without limitation and/or not less
2 than a reasonable royalty.

3 **PRAYER FOR RELIEF**

4 WHEREFORE, Bell Semic respectfully requests that this Court enter judgment in its favor as
5 follows and award Bell Semic the following relief:

- 6 (a) a judgment declaring that Kioxia has infringed one or more claims of the '626 patent
7 and '807 patent in this litigation pursuant to 35 U.S.C. § 271, *et seq.*;
- 8 (b) an award of damages adequate to compensate Bell Semic for infringement of the '626
9 patent and '807 patent by Kioxia, in an amount to be proven at trial, including
10 supplemental post-verdict damages until such time as Kioxia ceases its infringing
11 conduct;
- 12 (c) a permanent injunction, pursuant to 35 U.S.C. § 283, prohibiting Kioxia and its officers,
13 directors, employees, agents, consultants, contractors, suppliers, distributors, all
14 affiliated entities, and all others acting in privity with Kioxia from committing further
15 acts of infringement;
- 16 (d) a judgment requiring Kioxia to make an accounting of damages resulting from Kioxia's
17 infringement of the '626 patent and '807 patent;
- 18 (e) the costs of this action, as well as attorneys' fees as provided by 35 U.S.C. § 285;
- 19 (f) pre-judgment and post-judgment interest at the maximum amount permitted by law;
- 20 (g) all other relief, in law or equity, to which Bell Semic is entitled.

21 **DEMAND FOR JURY TRIAL**

22 Plaintiff hereby demands a jury trial for all issues so triable.
23
24
25
26
27
28

1 DATED: November 23, 2022

/s/ Michael Miguel

Seth W. Wiener (SBN 203747)

seth@sethwienerlaw.com

LAW OFFICES OF SETH WIENER

609 Karina Court

San Ramon, CA 94582

Telephone: (925) 487-5607

Michael Miguel (SBN 145182)

mmiguel@mckoolsmith.com

MCKOOL SMITH, P.C.

300 South Grand Avenue, Suite 2900

Los Angeles, California 90071

Telephone: (213) 694-1200

Facsimile: (213) 694-1234

DEVLIN LAW FIRM LLC

1526 Gilpin Avenue

Wilmington, Delaware 19806

Telephone: (302) 449-9010

Facsimile: (302) 353-4251

Paul Richter (pro hac vice forthcoming)

prichter@devlinlawfirm.com

Attorneys for

Plaintiff Bell Semiconductor, LLC