## IN THE UNITED STATES DISTRICT COURT

#### FOR THE DISTRICT OF DELAWARE

S.O.I.TEC SILICON ON INSULATOR TECHNOLOGIES S.A. and SOITEC USA, INC.,

Plaintiffs and Counterclaim Defendants,

V.

MEMC ELECTRONIC MATERIALS, INC.

Defendant and Counterclaim Plaintiff.

#### **JURY TRIAL DEMANDED**

Civil Action No.: 05-806-KAJ

# FIRST AMENDED COMPLAINT FOR DECLARATORY JUDGMENT

Plaintiffs S.O.I.TEC Silicon On Insulator Technologies S.A. and Soitec USA, Inc. (collectively, "SOITEC"), for their complaint for declaratory judgment against Defendant MEMC Electronic Materials, Inc. ("MEMC"), allege as follows that United States Patent No. 6,236,104 (the "'104 Patent") is invalid, unenforceable, and/or not infringed by SOITEC.

#### **THE PARTIES**

1. S.O.I.TEC Silicon On Insulator Technologies S.A., established in 1992, is the leading technology developer and manufacturer of silicon-on-insulator ("SOI") semiconductor wafers and other engineered substrates used in the electronics industry. SOITEC's unique proprietary technologies include its patented Smart Cut<sup>TM</sup> process and

its patented UNIBOND<sup>TM</sup> SOI wafers. SOITEC's technological innovations have resulted in the award of over 100 patents worldwide.

- 2. S.O.I.TEC Silicon On Insulator Technologies S.A. is organized as a Societé Anonyme under the laws of France and has a principal place of business in Bernin, France.
- 3. Soitec USA, Inc., a wholly-owned subsidiary of S.O.I.TEC Silicon On Insulator Technologies S.A., is a corporation organized under the laws of the Commonwealth of Massachusetts and has a principal place of business in Peabody, Massachusetts.
- 4. On information and belief, MEMC is a corporation organized and existing under the laws of the State of Delaware and has a principal place of business in St. Peters, Missouri.

#### **JURISDICTION AND VENUE**

- 5. This action arises under the Patent Laws of the United States. 35 U.S.C. §1 et seq.
- 6. This Court has jurisdiction over the subject matter of these claims under 28 U.S.C. §§1331, 1338(a), 2201, and 2202.
- 7. Venue is proper in this judicial district under 28 U.S.C. §§1391(b) and 1391(c).

#### FACTS COMMON TO ALL COUNTS

8. SOITEC develops and manufactures semiconductor products, including silicon-on-insulator structures. Since at least 1996 SOITEC has made these semiconductor products exclusively at its manufacturing facility in Bernin, France and

sold them in the United States. SOITEC continues to make these semiconductor products and sell them in the United States.

- 9. By letter dated October 15, 2004 (attached as Exhibit 1), MEMC, by its Senior Vice President of Research and Development, Dr. Shaker Sadasivam, inquired of Mr. Emmanuel Huyghe, SOITEC's Industrial Property Manager, as to why SOITEC's semiconductor products and their preparation fell outside of MEMC's alleged patent estate, including U.S. Patents Nos. 5,919,302; 6,236,104; 6,254,672; 6,287,380; and 6,342,725.
- 10. U.S. Patent No. 6,409,827 ("the '827 patent") was issued to MEMC on June 25, 2002, and is a continuation of U.S. Patent No. 6,287,380. The '827 patent claims priority to the same application as U.S. Patent Nos. 5,919,302; 6,254,672; and 6,287,380, was issued subject to a terminal disclaimer as to the portion of its term, and is substantially the same as U.S. Patent No. 6,287,380.
- 11. Subsequent to MEMC's October 2004 letter, U.S. Patent No. 6,849,901 ("the '901 patent") was issued to MEMC. The '901 patent claims priority to the same applications as U.S. Patent Nos. 6,236,104 and 6,342,725, and it was issued subject to a terminal disclaimer as to the portion of its term extending beyond the life of those patents.
- 12. In correspondence to SOITEC including a letter dated October 21, 2005 (attached as Exhibit 2) MEMC, by its Vice President and General Counsel, Bradley D. Kohn, accused SOITEC of past and continuing infringement of MEMC's intellectual property and requested a response by November 15, 2005.

- 13. In a November 8, 2005 phone call and subsequent email (attached as Exhibit 3), SOITEC, by its General Counsel Jacques-Elie Levy, responded to the letter dated October 21 and offered to travel to MEMC's principal place to meet with MEMC to discuss MEMC's allegations of infringement.
- 14. In an email dated November 18, 2005 (attached as Exhibit 4), MEMC, by its Vice President and General Counsel, Bradley D. Kohn, advised Mr. Levy that the contemplated meeting would be futile unless SOITEC were "to arrive with a specific proposal that addresses how SOITEC intends to remedy what we [MEMC] believe is significant past infringement and continuing infringement." Mr. Kohn declined to meet to "debate" whether or not SOITEC was infringing the MEMC patents, and stated that, "There are more appropriate forums in which to have that debate."
- 15. As a result of the communications culminating in the email of November 18, 2005, SOITEC was in fear and apprehension that MEMC would commence action against SOITEC for infringement at least of U.S. Pat. Nos. 5,919,302; 6,236,104; 6,254,672; 6,287,380; 6,342,725; 6,849, 901; and 6,409,827, and commenced this suit seeking a declaration of invalidity and noninfringement as to each of the foregoing patents by filing its Complaint on November 21, 2005.
- 16. Since the filing of the suit, the parties have been able to come to an agreement regarding MEMC's right to assert U.S. Patents No. 5,919,302; 6,254,672; 6,287,380; 6,342,725; 6,849, 901; and 6,409,827, and by reason of that agreement, SOITEC no longer seeks any declaratory relief as to those patents. No agreement has been reached with respect to the '104 Patent. MEMC has filed a counterclaim in this

case alleging that SOITEC infringes the '104 Patent and seeking damages and injunctive relief for said alleged infringement.

- 17. On information and belief, MEMC is the assignee and owner of the '104 patent, a copy of which attached hereto as Exhibit 5.
- 18. As a result of the aforementioned correspondence, and based on the threats made therein, SOITEC, at the time this suit was commenced, had a reasonable fear and apprehension that MEMC would commence an action against it in the United States for infringement of the '104 patent. SOITEC continues to have a reasonable fear and apprehension that MEMC will commence an action against it in the United States for infringement of the '104 patent.
  - 19. An actual and justiciable controversy therefore exists between the parties.

#### COUNT I

#### **DECLARATION OF NONINFRINGEMENT**

- 20. SOITEC realleges and incorporates herein by reference the allegations set forth in paragraphs 1-19.
  - 21. SOITEC does not infringe any valid claim of the '104 patent.

#### **COUNT II**

#### **DECLARATION OF INVALIDITY**

- 22. SOITEC realleges and incorporates herein by reference the allegations set forth in paragraphs 1-21.
- 23. One or more claims of the '104 patent are invalid for failure to comply with one or more of the conditions of patentability set forth in 35 U.S.C. §§101, 102 and

103 and for failure to comply with one or more of the provisions of 35 U.S.C §§112 and 116.

## **COUNT III**

## **DECLARATION OF CO-INVENTORSHIP**

- 24. SOITEC realleges and incorporates herein by reference the allegations set forth in paragraphs 1-23.
- 25. MEMC's '104 patent claims and purports to disclose the invention of a silicon on insulator structure comprising, *inter alia*, "a single crystal silicon device layer having a central axis, a circumferential edge, a radius extending from the central axis to the circumferential edge, and a first axially symmetric region, in which there is a predominant intrinsic point defect, which is substantially free of agglomerated intrinsic point defects" (an "Agglomerate Free Device Layer"), a handle wafer, and an insulating layer between the handle wafer and the device layer. MEMC has consistently taken the position in various public pronouncements and in other lawsuits that essentially any Czochralski grown ("CZ") silicon wafer which is substantially free of crystal originated particle ("COP") defects has characteristics of the sort claimed for the Agglomerate Free Device Layer of the SOI structure claimed in the '104 Patent.
- 26. SOITEC manufactures its patented Unibond<sup>TM</sup> silicon on insulator product using its patented Smart Cut<sup>TM</sup> technology. SOITEC began the process of commercializing Smart Cut<sup>TM</sup> in 1995.
- 27. An early problem with Unibond<sup>TM</sup> SOI material made by the Smart Cut<sup>TM</sup> technique -- as well as with other SOI material made by fabrication techniques which

involved the transfer of a layer of silicon from one wafer to another -- was an excessive number of defects known as "HF defects" in the device layer of the final SOI structures.

- 28. During the Spring and early Summer of 1996, a number of researchers reported findings which indicated that, for SOI made using layer transfer techniques such as Smart Cut<sup>TM</sup>, at least some HF defects were caused by the presence of tetrahedral agglomerated intrinsic point defects ("COP's") in the bulk CZ silicon wafers from which the SOI device layers were taken.
- 29. At the time the results linking COP's to HF defects became public, SOITEC and MEMC were in discussions concerning a possible commercial relationship which would have included, among other things, a substantial investment by MEMC in SOITEC, a license from SOITEC to MEMC of its intellectual property and know-how associated with Smart Cut<sup>TM</sup> and the manufacture of Unibond<sup>TM</sup> wafers, an ownership interest in SOITEC for MEMC, and a supply relationship whereby MEMC would supply SOITEC with a substantial portion of its principal raw material -- silicon wafers.
- 30. Upon learning of the possible link between COP's and HF defects, André-Jacques Auberton-Hervé, the chief executive officer of SOITEC, contacted Lawrence Falster, the sole named inventor on the '104 Patent and one of the leading material scientists at MEMC, to discuss possible strategies for eliminating HF defects in SOITEC's Unibond<sup>TM</sup> wafers.
- 31. On October 30, 1996, Auberton-Hervé and Falster, together with a number of other employees of SOITEC and MEMC, met to discuss how to address the HF defect problem. During the course of the meeting, Falster and Auberton-Hervé jointly conceived the idea of making silicon on insulator structures comprising a handle wafer,

an Agglomerate Free Device Layer, and an insulating layer between the handle wafer and the device layer.

- 32. Subsequent to the October 30, 1996, meeting, SOITEC and MEMC broke off their negotiations as to a potential business partnership, and, in 1997, SOITEC entered into such a partnership with Shin-Etsu Handotai ("SEH") a competitor of MEMC.
- 33. Subsequent to the October 30, 1996, meeting, under the direction of Auberton-Hervé, SOITEC diligently conducted extensive experiments using different types of starting device layer material and different treatments of its SOI device layer in an effort to control the HF defect problem.
- 34. Prior to the September 2, 1998, filing date for the provisional application to which the '104 Patent claims priority, SOITEC reduced to practice the fabrication of SOI wafers with device layers which were made of CZ silicon and which were substantially free of COP's.
- 35. To the extent that any patentable inventions are disclosed and claimed in the '104 Patent, André-Jacques Auberton-Hervé is a co-inventor of one or more of such inventions, and SOITEC is a co-owner of the '104 Patent.

#### **COUNT IV**

## **DECLARATION OF UNENFORCEABILITY**

- 36. SOITEC realleges and incorporates herein by reference the allegations set forth in paragraphs 1-35.
- 37. The '104 patent is unenforceable due to MEMC's inequitable conduct and unclean hands as set forth more fully below.

- 38. The following facts were known to Robert Falster, the named inventor of the '104 Patent and/or one or more of the attorneys responsible for prosecuting the '104 patent, but withheld from the United States Patent and Trademark Office ("PTO") during the prosecution which led to the '104 Patent:
  - a. As is set forth more fully in Count III of this Declaratory Judgment Complaint, André-Jaques Auberton-Hervé was a co-inventor of one or more of the purported inventions claimed in the '104 Patent. Auberton-Hervé's co-inventorship was not disclosed to the PTO during the prosecution which led to the '104 Patent. Auberton-Hervé's co-inventorship was known at least to Falster, who jointly conceived with Auberton-Hervé one or more of the claimed invention during the meeting of October 30, 1996.
  - b. United States Patent No. 5,919,302 ("the '302 patent") was issued by the PTO on July 6, 1999, during the prosecution of the '104 Patent. The earliest application from which the '302 Patent can claim priority was filed on April 9, 1998. Neither the pendency of the application leading to the '302 Patent, nor the issuance of that patent was disclosed to the examiner of the application leading to the '104 Patent during the prosecution of the '104 Patent. Falster knew of the co-pendency and issuance of the '302 Patent because he was a named co-inventor on that patent. One or more of the attorneys responsible for the prosecution of the '104 Patent knew of the application for and the prosecution and issuance of the '302 Patent because both patents were prosecuted by the same attorney.
  - c. Prior to the date on which the application for the '104 Patent was filed, it was known in the silicon industry that there were multiple alternative ways to make a silicon wafer with at least a surface layer substantially free of agglomerated intrinsic point defects ("Prior Art Silicon"). These techniques included (i) the use of thermal treatments to dissolve or annihilate agglomerated intrinsic point defects in CZ silicon subsequent to their formation and (ii) the epitaxial deposition of a thin crystalline layer of silicon on the surface of a CZ silicon wafer. Falster knew of the existence of these techniques for making Prior Art Silicon. Falster also knew that the Prior Art Silicon produced by these techniques was substantially identical to the silicon (the "MEMC Silicon") produced by the technique (the "MEMC Technique") purportedly disclosed in the '302 and the '104 Patents. Falster knew of the substantial identity between the Prior Art Silicon and the MEMC Silicon, because this substantial identity is disclosed in the specification of the '302 Patent, of which Falster was a co-

inventor. One or more of the attorneys responsible for the prosecution of the '104 Patent had similar knowledge because both '104 and the '302 Patents were prosecuted by the same attorney. The substantial identity between the Prior Art Silicon and the MEMC Silicon was not disclosed to the examiner during the prosecution of the application that led to the '104 Patent.

- 39. The facts knowingly withheld from the PTO during the prosecution of the '104 Patent were material to the prosecution of that patent:
  - a. Auberton-Hervé's co-inventorship of one or more of the inventions claimed in the '104 patent was material to the prosecution of the '104 Patent. Section §116 of the Patent Act requires that the identity of each of the inventors is to be set forth in the application for a patent. Accordingly, a reasonable examiner, had he known of Auberton-Hervé's co-inventorship might have required Auberton-Hervé's addition as a named inventor on the '104 Patent.
  - b. The co-pendency of the application which led to the '302 Patent and the ultimate issuance of that patent were material to the prosecution of the '104 Patent. SOI structures, including SOI structures with device layers made from the agglomerate free Prior Art Silicon, were well known at the time the '104 Patent was applied for. The only arguable point of novelty in one or more claims of the '104 Patent is the substitution of MEMC Silicon for Prior Art Silicon as the device layer of a SOI structure. The '104 Patent's description of this purported point of novelty is taken almost verbatim from the specification of the '302 Patent. Hence, had he known of the '302 Patent and application, a reasonable examiner might have concluded that the '104 Patent disclosed nothing inventive beyond what was disclosed and claimed in the '302 Patent, and that the '104 Patent should have therefore have been rejected on obviousness-type double patenting grounds in light of the '302 Patent.
  - c. The substantial identity between Agglomerate Free Silicon and '302 Silicon was material to the prosecution of the '104 patent. Because one or more of the claims of the '104 Patent essentially covers an SOI structure with a device layer made of MEMC Silicon, and because it was known to make SOI with a device layer composed of Prior Art Silicon, a reasonable examiner, being informed as to the substantial identity of Prior Art Silicon to MEMC Silicon, might have concluded that one or more of the claims of the '104 patent should have been rejected pursuant to 35 U.S.C. §§102 and/or 103.

- 40. On information and belief, Falster and/or one or more of the attorneys responsible for prosecuting the '104 patent knowingly withheld material facts about Auberton-Hervé's co-inventorship with the intention of misleading the PTO.
  - a. SOITEC is informed and believes that during the pendency of the '104 Patent, MEMC issued a press release stating that it has been MEMC's intent since before the filing of the '104 application to create "an extensive and all encompassing patent domain on Perfect Silicon." Perfect Silicon is MEMC's trade name for the MEMC Material which purportedly used to form the Agglomerate Free Device Layer of the '104 Patent's SOI.
  - b. SOITEC is informed and believes that Auberton-Hervé's co-inventorship of the purported inventions claimed in the '104 Patent was knowingly withheld from the PTO in order to avoid giving SOITEC an ownership interest in the '104 Patent which would have jeopardized MEMC's "extensive and all encompassing patent domain on Perfect Silicon."
- 41. On information and belief, Falster and/or one or more of the attorneys responsible for prosecuting the '104 patent knowingly withheld material facts about the issuance of the '302 Patent, the co-pendency of the '302 application, and the substantial identity between Prior Art Silicon and MEMC Silicon with the intention of misleading the PTO.
  - a. Many selected portions of the application for the '104 Patent are verbatim identical to corresponding portions of the application for the '302 Patent. Additional portions of the two applications, while not verbatim identical, are substantively the same. For example, the description in the '104 Patent at Columns 14 to 21 is for the most part identical to the description at Columns 5 to 12 in the '302 Patent. Similarly, examples 7-12 in the '104 Patent are substantially identical to Examples 2-7 in the '302 Patent. Likewise, Figures 1-25 of the '302 Patent are identical to Figures 11-35 of the '104 Patent, and these figures are identically described in the respective specifications of the two patents. These identical portions of the two applications purport to describe the MEMC Technique for making MEMC Silicon. The only significant difference between the disclosures of the '302 and the '104 Patents insofar as they relate to MEMC Silicon, is the omission from the '104 Patent of the '302 Patent's disclosure that Prior Art Silicon is substantially identical to MEMC Silicon. On information and belief, the specification of the '302 Patent was selectively imported into the application for the '104 Patent to mislead the examiner as to the

- patentability of one or more of the purported inventions claimed in the '104 application.
- b. Falster and one or more of the attorneys prosecuting the '104 Patent took affirmative steps to conceal from the examiner the existence and copendency of the '302 Patent and the '302 Patent's disclosure as to the substantial identity between Prior Art Silicon and MEMC Silicon. These steps included failing to disclose the '302 patent or the co-pendency of the application that led to it to the examiner on the '104 application; deleting the pertinent portions of the '302 application from the sections that were otherwise incorporated verbatim into the '104 application; electing to file the '104 application as a new application instead of a continuation in part of the '302 application; and referencing but failing to provide the examiner with a copy of a PCT counterpart of the '302 application. On information and belief, these steps were taken to mislead the examiner as to the patentability of one or more of the purported inventions claimed in the '104 application.
- c. Prior art references containing the information about SOI were submitted to the examiner for review during the prosecution of the '104 Patent. These included references which disclosed making SOI having epitaxial or heat treated device layers. These references were buried among dozens of less material references and, in many instances, their disclosure was misleadingly incomplete. In one case, for example, the reference was disclosed without any disclosure of its date of publication, which would have shown it to be prior art to the '104 application. In other instances, the references did not disclose that the silicon constituting such device layers would be agglomerate free and, thus, substantially identical to the MEMC Silicon. On information and belief, these references were disclosed in this misleading manner to deceive the examiner as to the patentability of one or more of the purported inventions claimed in the '104 application.

#### **PRAYERS FOR RELIEF**

WHEREFORE, SOITEC requests judgment against MEMC and respectfully prays that this Court enter orders that:

- (a) Declare that the claims of the '104 Patent are invalid;
- (b) Declare that SOITEC has not committed any act of direct and/or indirect infringement of the '104 Patent with respect to products that SOITEC makes, uses, imports into the United States, offers for sale, or sells;

(c) Declare that the '104 Patent is unenforceable;

Enjoin MEMC, its agents, servants, employees and attorneys, and all those (d)

in active participation or privity with any of them, from charging SOITEC or its agents,

distributors, or customers with infringement of the '104 Patent, from representing to

others that SOITEC is liable for patent infringement of the '104 Patent, and from

otherwise interfering in any way with SOITEC's manufacture, use, import into the United

States, offer for sale, or sale of semiconductor materials;

Find that this is an exceptional case, pursuant to 35 U.S.C. § 285 and that (e)

SOITEC be awarded its reasonable attorney's fees, expenses and costs in this action; and

(f) Grant SOITEC such other and further relief as the Court deems just and

proper.

JURY TRIAL DEMANDED

Pursuant to Federal Rule of Civil Procedure 38, SOITEC demands a trial by jury

on all issues so triable.

Dated: April 5, 2006

EDWARDS ANGELL PALMER & DODGE LLP

/s/ John Reed

John L. Reed (DE No. 3023)

Denise Seastone Kraft (DE No. 2778)

919 North Market Street, 15<sup>th</sup> Floor

Wilmington, DE 19801

302.777.7770

302.777.7263 (fax)

ireed@eapdlaw.com

dkraft@eapdlaw.com

Attorneys for Plaintiffs

S.O.I.TEC Silicon On Insulator Technologies S.A.

and SOITEC USA, INC.,

13

## **OF COUNSEL:**

George W. Neuner (*Pro Hac Vice*)
Robert J. Tosti (*Pro Hac Vice*)
Alan M. Spiro (*Pro Hac Vice*)
Brian M. Gaff (*Pro Hac Vice*) **EDWARDS ANGELL PALMER & DODGE LLP**101 Federal Street
Boston, MA 02110
617.439.4444
617.439.4170 (fax)

- and -

Michael Brody (*Pro Hac Vice*)
Thomas Marvrakakis (*Pro Hac Vice*)
Tracy Allen (*Pro Hac Vice*)
WINSTON & STRAWN LLP
35 West Wacker Drive
Chicago, Illinois 60601
312.558.5600