

FILED

2008 OCT -9 PM 1:19

CLERK OF DISTRICT COURT  
CENTRAL DIST. OF CALIF.  
LOS ANGELES

BY \_\_\_\_\_

1 **HENNIGAN, BENNETT & DORMAN LLP**  
 2 **RODERICK G. DORMAN (SBN 96908)**  
 3 **dormanr@hbdlawyers.com**  
 4 **LAWRENCE M. HADLEY (SBN 157728)**  
 5 **hadleyl@hbdlawyers.com**  
 6 **OMER SALIK (SBN 223056)**  
 7 **saliko@hbdlawyers.com**  
 8 **865 South Figueroa Street, Suite 2900**  
 9 **Los Angeles, California 90017**  
 10 **(213) 694-1200 - Telephone**  
 11 **(213) 694-1234 - Facsimile**

12 Attorneys for Plaintiffs and Counterdefendants,  
 13 MICROPROCESSOR ENHANCEMENT  
 14 CORPORATION and MICHAEL H. BRANIGIN

15 UNITED STATES DISTRICT COURT  
 16 CENTRAL DISTRICT OF CALIFORNIA

**SACV08-1123 DOC 1**

17 MICROPROCESSOR ENHANCEMENT )  
 18 CORPORATION and MICHAEL H. )  
 19 BRANIGIN, )  
 20 )  
 21 Plaintiffs, )  
 22 )  
 23 vs. )  
 24 )  
 25 TEXAS INSTRUMENTS )  
 26 INCORPORATED )  
 27 )  
 28 Defendant. )

Case No.

**COMPLAINT FOR PATENT  
INFRINGEMENT**

**DEMAND FOR JURY TRIAL**

HENNIGAN, BENNETT & DORMAN LLP  
LAWYERS  
LOS ANGELES, CALIFORNIA

1 For their complaint against Texas Instruments Incorporated (“TI” or  
2 “Defendant”), Plaintiffs Microprocessor Enhancement Corporation and Michael H.  
3 Branigin (collectively “Plaintiffs”) allege as follows:

4 **THE PARTIES**

5 1. Plaintiff Microprocessor Enhancement Corporation (“MEC”) is a  
6 corporation duly organized and existing under the laws of the State of Delaware, with  
7 its principal place of business at 500 Newport Center Drive, Newport Beach,  
8 California 92660. MEC holds an exclusive license to U.S. Patent No. 5,471,593 (“the  
9 ‘593 patent” or “Patent-in-Suit”). MEC’s exclusive license includes the rights to  
10 sublicense the ‘593 patent and to enforce the ‘593 patent against alleged infringers.

11 2. Plaintiff Michael H. Branigin is an individual residing at 151 Ivy Hills  
12 Rd., Southbury, Connecticut 06488. Mr. Branigin is the inventor, owner, and licensor  
13 of the ‘593 Patent.

14 3. Defendant Texas Instruments Incorporated (“TI”) is a corporation in the  
15 State of Delaware, with its place of business at 12500 TI Boulevard, Dallas, Texas  
16 75243.

17 **NATURE OF THE ACTION**

18 4. In this civil action, Plaintiffs seek damages and injunctive relief against  
19 Defendant for acts of patent infringement in violation of the Patent Act of the United  
20 States, 35 U.S.C. §§ 1 et seq.

21 **JURISDICTION AND VENUE**

22 5. This Court has subject matter jurisdiction of such federal question claims  
23 pursuant to 28 U.S.C. §§ 1331 and 1338(a).

24 6. Venue is proper under 28 U.S.C. §§ 1391(c) and 1400(b), in that the acts  
25 and transactions complained of herein were conceived, carried out, made effective, or  
26 had effect within the State of California and within this district, among other places.  
27 On information and belief, Defendant has distribution facilities in this district and  
28 resides in this judicial district by virtue of its business activities in this district.

HENNIGAN, BENNETT & DORMAN LLP  
LAWYERS  
LOS ANGELES, CALIFORNIA

HENNIGAN, BENNETT & DORMAN LLP  
LAWYERS  
LOS ANGELES, CALIFORNIA

1 Defendant is licensed to do business in California by the California Secretary of State.  
2 Defendant maintains a registered agent for service of process within this judicial  
3 district – namely, CT Corporation System, 818 West Seventh Street Los Angeles,  
4 California 90017.

5 7. On information and belief, this Court has personal jurisdiction over  
6 Defendant.

7 **BACKGROUND**

8 8. On November 28, 1995, the United States Patent & Trademark Office  
9 duly and legally issued United States Letters Patent No. 5,471,593 (“the ‘593  
10 Patent”), entitled “COMPUTER PROCESSOR WITH AN EFFICIENT MEANS OF  
11 EXECUTING MANY INSTRUCTIONS SIMULTANEOUSLY.” A true and correct  
12 copy of the ‘593 Patent is attached as Exhibit 1 and incorporated herein by reference.

13 9. The ‘593 Patent claims a pipelined processor as well as a method for  
14 executing instructions in a pipelined processor.

15 10. Defendant TI has received written notice of the ‘593 Patent and an offer  
16 to license the technology on commercially reasonable terms. To date, Defendant TI  
17 has not obtained a license under the ‘593 Patent from Plaintiff MEC.

18 **FIRST CLAIM FOR RELIEF**

19 **INFRINGEMENT OF U.S. PATENT NO. 5,471,593**

20 11. Plaintiffs incorporate herein by reference the allegations set forth in  
21 paragraphs 1-10 of this Complaint as though fully set forth herein.

22 12. Plaintiff MEC is the owner by exclusive license of the entire right, title,  
23 and interest, including the right to enforce, in and to the ‘593 Patent.

24 13. Plaintiff Branigin is the inventor and exclusive licensor of the ‘593  
25 Patent.

26 14. TI has actual knowledge of the ‘593 Patent.

27 15. TI has directly infringed and continues to directly infringe the ‘593  
28 Patent by making, using, selling, or offering for sale in or importing into the United

HENNIGAN, BENNETT & DORMAN LLP  
LAWYERS  
LOS ANGELES, CALIFORNIA

1 States electronic microprocessor and core logic devices known as the OMAP 2 and  
2 OMAP 3 family of processors, that embody or otherwise practice one or more of the  
3 claims of the '593 Patent.

4 16. On information and belief, TI has indirectly infringed and continues to  
5 indirectly infringe the '593 Patent by actively inducing direct infringement by other  
6 persons who operate and/or use the OMAP 2 and OMAP 3 family of processors, or  
7 otherwise practice one or more of the claims of the '593 Patent with respect to the  
8 OMAP 2 and OMAP 3 family of processors, when TI had knowledge of the '593  
9 Patent and knew or should have known that its actions would induce direct  
10 infringement by others and intended that its actions would induce direct infringement  
11 by others.

12 17. On information and belief, TI has indirectly infringed and continues to  
13 indirectly infringe the '593 Patent by contributory infringement by providing non-  
14 staple articles of commerce to others for use in an infringing system or method with  
15 respect to the OMAP 2 and OMAP 3 family of processors with knowledge of the '593  
16 Patent and knowledge that these non-staple articles of commerce are used as a  
17 material part of the claimed inventions of the '593 Patent.

18 18. On information and belief, TI will continue to infringe the '593 Patent as  
19 alleged in this Complaint unless enjoined by this Court.

20 19. On information and belief, TI's infringement of the '593 Patent is, has  
21 been, and continues to be willful and deliberate.

22 20. As a direct and proximate result of TI's infringement of the '593 Patent,  
23 Plaintiffs have been and continue to be damaged in an amount yet to be determined.

24 21. Unless a preliminary and permanent injunction are issued enjoining TI  
25 and its respective officers, agents, servants, and employees, and all persons acting in  
26 concert with TI, from infringing the '593 patent, Plaintiffs will be greatly and  
27 irreparably harmed.

28 22. By reason of the above acts, Plaintiffs are entitled to injunctive relief

1 enjoining and restraining TI, and its respective officers, agents, servants, and  
2 employees, and all persons acting in concert with TI, from further infringement of the  
3 '593 Patent with respect to the OMAP 2 and OMAP 3 family of processors.

4 **PRAYER FOR RELIEF**

5 WHEREFORE, Plaintiffs pray for judgment against Defendant as follows:

- 6 1. For a judicial determination and declaration that Defendant directly  
7 infringes United States Letters Patent No. 5,471,593 by making, using, offering to sell  
8 and/or selling the OMAP 2 and OMAP 3 family of processors;
  - 9 2. For a judicial determination and declaration that Defendant induces  
10 direct infringement of United States Letters Patent No. 5,471,593 with respect to the  
11 OMAP 2 and OMAP 3 family of processors;
  - 12 3. For a judicial determination and declaration that Defendant commits  
13 contributory infringement of United States Letters Patent No. 5,471,593 with respect  
14 to the OMAP 2 and OMAP 3 family of processors;
  - 15 4. For a judicial determination and decree that Defendant's infringement of  
16 United States Letters Patent No. 5,471,593 is willful;
  - 17 5. For damages resulting from Defendant's past and present infringement of  
18 United States Letters Patent No. 5,471,593, and the trebling of such damages because  
19 of the willful and deliberate nature of its infringement;
  - 20 6. For injunctive relief preliminarily and permanently enjoining against  
21 further infringement of United States Letters Patent No. 5,471,593 by Defendant, its  
22 respective officers, directors, shareholders, agents, servants, employees, and all other  
23 entities and individuals acting in concert with the enjoined entities or on their behalf;
  - 24 7. For a declaration that this is an exceptional case under 35 U.S.C. § 285  
25 and for an award of attorneys' fees and costs in this action;
  - 26 8. For an assessment of prejudgment interest; and
- 27  
28

1 9. For such other and further relief as the Court may deem just and proper  
2 under the circumstances.

3  
4 DATED: October 9, 2008

HENNIGAN BENNETT & DORMAN LLP

5  
6 By   
7 Lawrence M. Hadley  
8 Omer Salik

9 Attorneys for Plaintiffs,  
10 MICROPROCESSOR ENHANCEMENT  
11 CORPORATION and MICHAEL H.  
12 BRANIGIN  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28


HENNIGAN, BENNETT & DORMAN LLP  
LAWYERS  
LOS ANGELES, CALIFORNIA

**DEMAND FOR JURY TRIAL**

Plaintiffs hereby demand a jury trial pursuant to Rule 38 of the Federal Rules of Civil Procedure as to all issues in this lawsuit.

DATED: October 9, 2008

HENNIGAN BENNETT & DORMAN LLP

By 

Lawrence M. Hadley

Omer Salik

Attorneys for Plaintiffs and  
Counterdefendants, MICROPROCESSOR  
ENHANCEMENT CORPORATION and  
MICHAEL H. BRANIGIN

HENNIGAN, BENNETT & DORMAN LLP  
LAWYERS  
LOS ANGELES, CALIFORNIA

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28

# EXHIBIT 1



US005471593A

**United States Patent** [19]  
**Branigin**

[11] **Patent Number:** **5,471,593**  
[45] **Date of Patent:** **Nov. 28, 1995**

[54] **COMPUTER PROCESSOR WITH AN EFFICIENT MEANS OF EXECUTING MANY INSTRUCTIONS SIMULTANEOUSLY**

4,373,180 2/1983 Linde ..... 364/200  
(List continued on next page.)

[76] **Inventor:** Michael H. Branigin, 151 Ivy Hills Rd., Southbury, Conn. 06488

**OTHER PUBLICATIONS**

Anderson, D. et al, "The IBM System/360 Model 91: Floating-Point Execution Unit", *IBM Journal*, Jan., 1967, pp. 34-53.  
Birman, M. et al. "Design of a High-Speed Arithmetic Datapath," *Proceedings, 1988 ICCD*, pp. 214-216, Oct. 1988.

[21] **Appl. No.:** 184,355

[22] **Filed:** Jan. 21, 1994

(List continued on next page.)

**Related U.S. Application Data**

[63] Continuation of Ser. No. 448,720, Dec. 11, 1989, abandoned.

*Primary Examiner*—Parshotam S. Lall  
*Assistant Examiner*—Ayni Mohamed

[51] **Int. Cl.<sup>6</sup>** ..... G06F 9/38

[52] **U.S. Cl.** ..... 395/375; 364/231.8; 364/261.3; 364/261.4; 364/261.5; 364/DIG. 1

[58] **Field of Search** ..... 395/375

[57] **ABSTRACT**


To increase the performance of a pipelined processor executing instructions, conditional instruction execution issues and executes instructions, including but not limited to branches, before the controlling conditions may be available and makes the decision to update the destination as late as possible in the pipeline. Conditional instruction execution is further improved by a condition code mask field in instructions to choose those condition code bits to be involved in the decision; by a set condition code flag to enable or disable the setting of a condition code; by stale condition code handling to determine if the logically previous conditionally executing instruction was successful or unsuccessful in setting the condition code and to conditionally execute accordingly; by multiple condition codes so that independent instruction sequences can use condition codes in parallel; and by condition code reservation stations to capture a needed condition code as soon as it becomes available and hold that captured value until needed, thus freeing the condition code as soon as possible for use by other instructions. Moving the conditional decision from the point of instruction issue to the point of instruction completion permits branch instructions to be eliminated in many cases; permits conditionally executing instructions directly in line; permits filling the branch umbra following a delayed branch with conditionally executing instructions; and reduces the latency from condition code generation to condition code use.

[56] **References Cited**

**U.S. PATENT DOCUMENTS**

H1291	2/1994	Hinton et al.	395/800
3,234,519	2/1966	Scholten et al.	340/172.5
3,287,702	11/1966	Borck et al.	340/172.5
3,308,436	3/1967	Borck et al.	340/172.5
3,346,852	10/1967	Thornton et al.	340/172.5
3,408,630	10/1968	Packard et al.	340/172.5
3,462,744	8/1969	Tomasulo et al.	340/172.5
3,553,655	1/1971	Anderson et al.	340/172.5
3,577,190	5/1971	Cocke et al.	340/172.5
3,940,741	2/1976	Horikoshi et al.	340/172.5
3,990,052	11/1976	Gruner	340/172.5
4,078,260	3/1978	Chen et al.	364/900
4,099,230	7/1978	Mead	340/200
4,101,960	7/1978	Stokes et al.	364/200
4,128,880	12/1978	Cray, Jr.	364/200
4,155,120	5/1979	Keefer et al.	364/200
4,172,287	10/1979	Kawabe et al.	364/736
4,179,737	12/1979	Kim	364/200
4,200,927	4/1980	Hughes et al.	364/200
4,210,960	7/1980	Borgerson et al.	364/200
4,212,060	7/1980	Prey	364/200
4,245,327	1/1981	Moriya et al.	364/768
4,270,181	5/1981	Tanakura et al.	364/736
4,298,933	11/1981	Shimokawa et al.	364/200
4,301,443	11/1981	Sternberg et al.	340/146.3

12 Claims, 62 Drawing Sheets



5,471,593

Page 2

## U.S. PATENT DOCUMENTS

4,435,758	3/1984	Loric et al.	364/200
4,514,804	4/1985	Kimoto et al.	364/200
4,553,203	11/1985	Rau et al.	364/200
4,589,087	5/1986	Auslander et al.	364/768
4,594,655	6/1986	Hao et al.	364/200
4,594,660	6/1986	Guenther et al.	364/200
4,608,660	8/1986	Hasebe	364/768
4,633,386	12/1986	Terepin	364/200
4,701,842	10/1987	Olnowich et al.	364/200
4,750,112	6/1988	Jones et al.	364/200
4,773,002	9/1988	Iwasaki et al.	364/200
4,783,738	11/1988	Li et al.	364/200
4,792,893	12/1988	Nakagawa et al.	364/200
4,792,894	12/1988	Artz et al.	364/200
4,890,227	12/1989	Watanabe et al.	364/200
4,991,080	2/1991	Emma et al.	395/375
5,034,880	7/1991	Fong et al.	395/375
5,067,069	11/1991	Fite et al.	395/375
5,073,864	12/1991	Methvin et al.	364/715.11
5,081,574	1/1992	Larsen et al.	395/375
5,142,634	8/1992	Fite et al.	395/375

## OTHER PUBLICATIONS

- Censier, L. Feautrier, P. "A New Solution to Coherency Problems in Multicache Systems," *IEEE Trans. on Computers*, Dec. 1978, pp. 1112-1118.
- Charlesworth, A. "An Approach to Scientific Array Processing: The Architectural Design of the AP-120B/FPS-164 Family", *Computer Sep.* 1981 pp. 18-27.
- DeRosa, J. Levy, H. "An Evaluation of Branch Architectures", *Proceedings of the 14th Annual Symposium on Computer Architecture*, Aug. 1986 pp. 10-16.
- Dubois, M. Scheurich, C. Briggs, F. "Synchronization, Coherence, and Event Ordering in Multiprocessors", *Computer*, Mar. 1988, pp. 9-21.
- Gilder, G. *Microcosm: The Quantum Revolution in Economics and Technology*, "Excerpt From," *Electronics Business*, Sep. 4, 1989, pp. 44-48.
- Hwang, K. Xu, Z. "Multipipelined Networking for Fast Execution of Compound Functions", *Proc. of the 1986 Int'l Conf on Parallel Proc.* Aug. 1986, pp. 495-502.
- Jegou, Y. Seznec, A. "Data Synchronized Pipelined Architecture: Pipelining in Multi-Processor Environments", *Proceedings of the 1986 Int'l conf. on Parallel Processing*, Aug. 1986, pp. 487-494.
- Katevenis, M. *Reduced Instruction Set Computer Architectures for VLSI*, Report No. UCB/CSD 83/141, Univ. of California, Berkeley, Calif. Oct. 1983.
- Lee, J. Smith, A. J. "Branch Prediction Strategies and Branch Target Buffer Design", *Computer*, Jan. 1984, pp. 6-22.
- MacDougall, M. "Instruction-Level Program and Processor Modeling", *Computer*, Jul., 1984, pp. 14-24.
- McFarling, S. Hennessy, J. "Reducing the Cost of Branches", *Proc. of the 13th Int'l Sympos. on Computer Architecture*, Tokyo, Japan, Jun. 1986 pp. 396-403.
- McNamara, M. Schlanker, M. "The Cydra 5 Computer System Architecture", *Proceedings of the 1988 Int'l Conf. on Computer Design (ICCD)*, Oct., 1988, pp. 302-306. *Technical Summary*, Multiflow Computer Inc., 1987.
- Pleszkun, A. et al. "WISQ: A Restartable Architecture Using Queues" *Proceedings of the 14th Annual Int'l Symposium on Computer Architecture*, Jun. 1987, pp. 290-299.
- Pleszkun, A. Sohi, G. "The Performance Potential of Multiple Functional Unit Processors", *Proceedings of the 15th Int'l Symposium on Computer Architecture*, May, 1988, pp. 37-44.
- Ramarakrishna, R. et al. "The Cydra 5 Departmental Supercomputer: Design, Philosophies, Decisions and Trade-offs", *Computer*, Jan. 1989, pp. 12-35.
- Serlin, O. "The Serlin Report on Parallel Processing", Issue No. 7, Dec. 4, 1987, pp. 1-9.
- Smith, J. E. "Dynamic Instruction Scheduling and the Astronautics ZS-1", *Computer*, Jul. 1989, pp. 21-35.
- Sohi, G. Vajapeyam, S. "Instruction Issue Logic for High Performance Interruptable Pipeline Processors", *Proceedings of the 14th Int'l Symposium on Computer Architecture*, Jun. 1988, pp. 27-34.
- Uht, A. Wedig, R. "Hardware Extraction of Low-Level Concurrency From Serial Instruction Streams", *Proceedings of the 1986 Conf. on Parallel Processing*, Aug. 1986, pp. 729-736.
- Weiss, S. Smith, J. E. "Instruction Issue Logic in Pipelined Supercomputers", *IEEE Transactions on Computers*, vol. C-33, No. 11, Nov. 1984, pp. 1013-1022.
- Young, H. "Evaluation of a Decoupled Computer Architecture and the Design of a Vector Extension", Ph.D. Thesis, University of Wisconsin-Madison, May 1985.
- Young, H. Goodman, J. "The Design of a Queue-Based Vector Supercomputer", *Proceedings of the 1986 Int'l Conf. on Parallel Processing*, Aug. 1986, pp. 483-486.
- Dijkstra, E. "Guarded Commands, Nondeterminacy and Formal Derivation of Programs", *Communications of the ACM*, vol. 18, Aug. 1975, pp. 453-457.
- Hsu, P. Davidson, E. "Highly Concurrent Scalar Processing", *Proceedings of the 13th Annual Symposium on Computer Architecture*, pp. 386-395.
- Labrousse, J. Slavenburg, G. "Create-Life: A Design System for High Performance VLSI Circuits", *Proceedings of the 1988 IEEE Int'l Conference on Computer Design*, Oct. 1988, pp. 356-360.
- IBM System/370 Extended Architecture, Principles of Operation, Pub. No. SA22-7085-0, Mar. 1983.
- Amdahl, G. "The Validity of the Single-Processor Approach to Achieving Large-Scale Computing Capabilities", *Proceedings, AFIPS Spring Joint Computer Conference*, Apr. 1967, pp. 483-485.

Figure 1.  
PERFORMANCE CAPACITY, THE GOAL

$$\text{Perf} = N \cdot I \cdot C$$

Perf = Performance Capacity,  
OPERATIONS/SECOND




Figure 2. Prior Art  
BASIC MULTI-FUNCTIONAL UNIT PROCESSOR




Figure 3. Prior Art,  
WISQ PROCESSOR ARCHITECTURE




Figure 4. Prior Art,  
PROCESSOR WITH SCOREBOARDING




Figure 5. Prior Art  
PROCESSOR WITH TOMASULO'S ALGORITHM




Figure 6a. Prior Art,  
CENTRAL REGISTER VLIW PROCESSOR




Figure 6b. Prior Art,  
CENTRAL REGISTER VLIW PROCESSOR




Figure 7. Prior Art,  
CROSSBAR NETWORK PROCESSOR




Figure 8a. Prior Art,  
REGISTERED CROSSBAR NETWORK PROCESSOR




Figure 8b. Prior Art,  
EACH CROSSPOINT OF A  
REGISTERED CROSSBAR NETWORK PROCESSOR




Figure 9a. Prior Art,  
PROCESSOR WITH REGISTER UPDATE UNIT




Figure 9b. Prior Art,  
Processor with Register Update Unit




Figure 10a. Prior Art  
Data Synchronized Pipelined Architecture




Figure 10b. Prior Art  
Each Crosspoint of Figure 10a




Figure 11a. Prior Art,  
QVC Processor Architecture




Figure 11b. Prior Art,  
Queue Register of Figure 11a




Figure 12. Prior Art,  
Mapping to Systolic Pipeline

**Program**

```

DO 10 k = 1, Loop, 2
  X(i) = X(k) - V(k)*X(k-1) - V(k+1)*X(k+1)
  i = i + 1
10 CONTINUE
    
```






Figure 13a. Invention,  
Dedicated Result Storage




Figure 13b. Invention,  
Storage Copy Selection




Figure 13c. Invention,  
Reservation Station Scheduling




Figure 14a. Invention,  
Folded Connections




Figure 14b. Invention,  
FOLDED CONNECTIONS DETAILS




Figure 15a. Invention,  
Conditional Execution




Figure 15b. Invention,  
CC Mask Field






Figure 15d. Invention,  
Conditional Execution with  
CC Mask Field & Set CC Field




Figure 15e. Invention,  
State Condition Code Handling




Figure 15f. Invention,  
Multiple CCs




Figure 15g. Invention,  
CC Reservation Stations




Figure 16. Invention,  
Indicator Based Commit




Figure 17. Invention,  
High Bandpass Commit




Figure 18. Invention,  
Sequential Coherency Memory Tagging





Figure 19. Invention,  
Basic Common Embodiment



NOTE:  
(1) CONDITION CODES CONTROL RESULTS

Figure 20. Invention,  
Virtual-to-Real Address Translation  
of Basic Common Embodiment




Figure 21. Invention,  
Data Cache Organization  
of Basic Common Embodiment




Figure 22. Invention,  
LOAD/STORE/BRANCH UNITS  
of Basic Common Embodiment




Figure 23a. Invention,  
Improved Parallel Issue, Static Scheduling




Figure 23b. Invention,  
Improved Figure 23a





Figure 23c. Invention,  
Static Scheduling Embodiment



NOTE:  
(1) CC'S CONTROL RESULTS

FIGURE 24. LFK MAPPING TO THEORETICAL PRIOR ART VLIW




Figure 25. Invention,  
LFK16 Mapping,  
Static Scheduling Embodiment




Figure 26a. Invention,  
Generalized Dynamic Scheduling Embodiment




Figure 26b. Invention,  
Figure 26a Improved with Conditional Execution




Figure 27a. Invention,  
Dynamic Scheduling Embodiment




Figure 27b. Invention,  
Instruction Issue, Dynamic Scheduling Embodiment




Figure 27c. Invention,  
Reservation Stations,  
Dynamic Scheduling Embodiment




Figure 27d. Invention,  
Functional Unit, Dynamic Scheduling Embodiment





Figure 27e. Invention,  
Dynamic Scheduling Embodiment,  
Main Memory Tagging



- NOTES:
- (1) GENERATE & PROPAGATE
  - (2) PREVIOUS OWNER TAG(S) FROM INST
  - (3) TAG FROM THE INSTRUCTION

Figure 27f. Invention,  
Real Registers and CCs,  
Dynamic Scheduling Embodiment





Figure 28. Invention,  
Vector Embodiment



### Figure 29. Invention, One-Packet Vector Loop Example

R48 = 6-3      R49 = 104      R50 = 104

ADDRS	LSB1 INST	LSB2 INST	
100	LOOP 104	STORE RK,RA,1,IRA	} STORE TO 4 LOCATIONS (OUTSIDE THE LOOP)
101	ANY	STORE RK,RA,1,IRA	
102	ANY	STORE RK,RA,1,IRA	
103	ANY	STORE RK,RA,1,IRA	
104	DEC/SET	STORE RK,RA,1,IRA	STORE TO 6 LOCATIONS (INSIDE THE LOOP)
105	ANY	ANY	
106	ANY	ANY	
107	ANY	ANY	TOTAL OF 10 LOCATIONS




Figure 30. Invention,  
LFK24 Main Loop Mapping,  
Vector Embodiment




Figure 31a. Invention,  
IBM 370-XA CISC Embodiment




Figure 31b. Invention,  
IBM 370-XA Embodiment, Issue Logic








Figure 31e. Invention,  
IBM 370-XA SS Functional Unit




Figure 31f. Invention,  
IBM 370-XA  
Floating-Point Functional Unit




Figure 31g. Invention,  
IBM 370-XA Embodiment,  
Data Cache Ports




Figure 31h. Invention,  
IBM 370-XA Embodiment,  
VLSI Chip Gates and Pins




Figure 32. Invention,  
Simple RISC Processor Embodiment




Figure 33. Invention,  
Improved Registered Crossbar Processor




Figure 34a. Invention,  
Improved DSPA




Figure 34b. Invention,  
FIFO Register File of Fig. 34a.




Figure 35a. Invention,  
Improved Queue Based Vector Processor




Figure 35b. Invention,  
Register File of Fig. 35a.

