Sampler with low input kickback
First Claim
1. An apparatus comprising:
- a differential current generator configured to receive a signal to be sampled and to responsively generate, at a pair of common nodes, a differential current representative of the received signal;
a sampling interval signal generator configured to receive a symbol clock and to responsively generate a plurality of sampling interval signals on a plurality of sampling interval phase outputs; and
,a plurality of samplers, each sampler connected to the pair of common nodes, each sampler comprising;
a pre-charging field-effect transistor (FET) pair having a control input connected to one of the plurality of sampling interval phase outputs to pre-charge a pair of output nodes;
a discharging FET pair, each FET of the discharging FET pair connected to a corresponding common node of the pair of common nodes, the discharging FET pair having a control input connected to one of the plurality of sampling interval phase outputs to selectively enable the differential current to discharge the pair of output nodes, forming a differential output voltage; and
a latch connected to the pair of output nodes, the latch configured to latch the differential output voltage.
1 Assignment
0 Petitions
Accused Products
Abstract
Methods and systems are described for receiving a signal to be sampled and responsively generating, at a pair of common nodes, a differential current representative of the received signal, receiving a plurality of sampling interval signals, each sampling interval signal received at a corresponding sampling phase of a plurality of sampling phases, for each sampling phase, pre-charging a corresponding pair of output nodes using a pre-charging FET pair receiving the sampling interval signal, forming a differential output voltage by discharging the corresponding pair of output nodes via a discharging FET pair connected to the pair of common nodes, the FET pair receiving the sampling interval signal and selectively enabling the differential current to discharge the corresponding pair of output nodes, and latching the differential output voltage.
-
Citations
20 Claims
-
1. An apparatus comprising:
-
a differential current generator configured to receive a signal to be sampled and to responsively generate, at a pair of common nodes, a differential current representative of the received signal; a sampling interval signal generator configured to receive a symbol clock and to responsively generate a plurality of sampling interval signals on a plurality of sampling interval phase outputs; and
,a plurality of samplers, each sampler connected to the pair of common nodes, each sampler comprising; a pre-charging field-effect transistor (FET) pair having a control input connected to one of the plurality of sampling interval phase outputs to pre-charge a pair of output nodes; a discharging FET pair, each FET of the discharging FET pair connected to a corresponding common node of the pair of common nodes, the discharging FET pair having a control input connected to one of the plurality of sampling interval phase outputs to selectively enable the differential current to discharge the pair of output nodes, forming a differential output voltage; and a latch connected to the pair of output nodes, the latch configured to latch the differential output voltage. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
-
-
11. A method comprising:
-
receiving a signal to be sampled and responsively generating, at a pair of common nodes, a differential current representative of the received signal; receiving a plurality of sampling interval signals, each sampling interval signal received at a corresponding sampling phase of a plurality of sampling phases, for each sampling phase; pre-charging a corresponding pair of output nodes using a pre-charging FET pair receiving the sampling interval signal; forming a differential output voltage by discharging the corresponding pair of output nodes via a discharging FET pair connected to the pair of common nodes, the FET pair receiving the sampling interval signal and selectively enabling the differential current to discharge the corresponding pair of output nodes; and latching the differential output voltage. - View Dependent Claims (12, 13, 18, 19, 20)
-
- 14. The method of claim up, wherein generating the differential current comprises forming linear combinations of the signal components of the received signal to be sampled.
Specification