×

High efficiency on-chip 3D transformer structure

  • US 10,049,806 B2
  • Filed: 08/31/2015
  • Issued: 08/14/2018
  • Est. Priority Date: 07/25/2013
  • Status: Active Grant
First Claim
Patent Images

1. An integrated circuit transformer structure, comprising:

  • at least two conductor groups stacked in parallel in different layers;

    a first spiral track formed in the at least two conductor groups, the first spiral track including;

    first turns of a same first radius within each of the at least two conductor groups, andsecond turns of a same second radius within each of the at least two conductor groups, the first and second turns being electrically connected; and

    a second spiral track formed in the at least two conductor groups, the second spiral track including third turns of a same third radius within each of the at least two conductor groups and disposed in a same plane between the first and second turns in each of the at least two conductor groups,wherein one of the first turns is electrically connected to one of the second turns through a connection that is electrically isolated from one of the third turns.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×