TCK, TMS(C) clock, gating circuitry providing selection and deselection outputs
First Claim
Patent Images
1. An integrated circuit comprising:
- (a) a test clock line capable of receiving a test clock signal;
(b) a test mode select counter line capable of carrying bidirectional serial data signals and receiving a test mode select signal;
(c) first circuitry having inputs coupled to the test clock line and to the test mode select counter line, and having a CE clock output line for carrying CE clock signals;
(d) counter circuitry having a CE clock input connected to the CE clock output line, the counter circuitry counting edges of the CE clock signals, a first count output corresponding to a first count of the CE clock signals, a second count output corresponding to a second count of the CE clock signals, a third count output corresponding to a third count of the CE clock signals, and a fourth count output corresponding to a fourth count of the CE clock signals; and
(e) first gating circuitry having inputs connected to the second, and third count outputs and having a deselection output line carrying an output based on the second and third count outputs, and a selection output line carrying an output based on the third and fourth outputs; and
(f) second gating circuitry having inputs connected to the first and second count outputs and having a technology specific function output line carrying an output based on the first and second count outputs.
0 Assignments
0 Petitions
Accused Products
Abstract
Control events may be signaled to a target system having a plurality of components coupled to a scan path by using the clock and data signals of the scan path. While the clock signal is held a high logic level, two or more edge transitions are detected on the data signal. The number of edge transitions on the data signal is counted while the clock signal is held at the high logic state. A control event is determined based on the counted number of edge transitions on the data signal after the clock signal transitions to the low logic state.
10 Citations
9 Claims
-
1. An integrated circuit comprising:
-
(a) a test clock line capable of receiving a test clock signal; (b) a test mode select counter line capable of carrying bidirectional serial data signals and receiving a test mode select signal; (c) first circuitry having inputs coupled to the test clock line and to the test mode select counter line, and having a CE clock output line for carrying CE clock signals; (d) counter circuitry having a CE clock input connected to the CE clock output line, the counter circuitry counting edges of the CE clock signals, a first count output corresponding to a first count of the CE clock signals, a second count output corresponding to a second count of the CE clock signals, a third count output corresponding to a third count of the CE clock signals, and a fourth count output corresponding to a fourth count of the CE clock signals; and (e) first gating circuitry having inputs connected to the second, and third count outputs and having a deselection output line carrying an output based on the second and third count outputs, and a selection output line carrying an output based on the third and fourth outputs; and (f) second gating circuitry having inputs connected to the first and second count outputs and having a technology specific function output line carrying an output based on the first and second count outputs. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
Specification