Matrix circuits
First Claim
Patent Images
1. A circuit comprising:
- a memory array including;
a plurality of memory cells to store a matrix; and
a plurality of data lines coupled to the plurality of memory cells to provide a first set of values of the matrix;
a multiplier coupled to the plurality of data lines to multiply the first set of values by a second set of values to produce a third set of values;
a summing unit coupled to the multiplier to sum the third set of values to produce a sum; and
a shifting unit coupled to the summing unit to shift the sum and to add the shifted sum to a running total.
1 Assignment
0 Petitions
Accused Products
Abstract
A circuit is provided. In an example, the circuit includes a memory array that includes a plurality of memory cells to store a matrix and a plurality of data lines coupled to the plurality of memory cells to provide a first set of values of the matrix. The circuit includes a multiplier coupled to the plurality of data lines to multiply the first set of values by a second set of values to produce a third set of values. A summing unit is included that is coupled to the multiplier to sum the third set of values to produce a sum. The circuit includes a shifting unit coupled to the summing unit to shift the sum and to add the shifted sum to a running total.
-
Citations
20 Claims
-
1. A circuit comprising:
-
a memory array including; a plurality of memory cells to store a matrix; and a plurality of data lines coupled to the plurality of memory cells to provide a first set of values of the matrix; a multiplier coupled to the plurality of data lines to multiply the first set of values by a second set of values to produce a third set of values; a summing unit coupled to the multiplier to sum the third set of values to produce a sum; and a shifting unit coupled to the summing unit to shift the sum and to add the shifted sum to a running total. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. A circuit comprising:
-
a memory array to store a matrix that includes a plurality of multi-bit values, wherein the plurality of multi-bit values includes a plurality of matrix sets, and wherein each set of the plurality of matrix sets contains values having a common place value; and a matrix processing unit coupled to the memory array and including logic to, for each set of the plurality of matrix sets; receive the respective set; multiply the respective set by a vector set; sum each element of the product of the respective set and the vector set to produce a total; shift the total; and add the shifted total to a running total. - View Dependent Claims (10, 11, 12, 13, 14)
-
-
15. A method comprising:
-
reading a first set of values of a matrix from a memory array; multiplying the first set of values of the matrix by a second set of values of a vector to provide a third set of values; summing the third set of values to produce a sum; shifting the sum based on a place value of the first set of values or a place value of the second set of values; and adding the shifted sum to a running total. - View Dependent Claims (16, 17, 18, 19, 20)
-
Specification