Switch circuit with controllable phase node ringing
First Claim
Patent Images
1. A switch circuit having a first terminal, a second terminal and a control terminal, the switch circuit comprising:
- a first MOS transistor and a second MOS transistor of a same conductivity type connected in parallel between the first terminal and the second terminal, the first and second MOS transistors having respective gate terminals coupled to the control terminal to receive a control signal to turn the first and second MOS transistors on or off, wherein the first and second transistors are formed in a common active device area of a common semiconductor substrate,wherein the first MOS transistor is characterized by a first reverse gate-to-drain capacitance (Crss) and the second MOS transistor is characterized by a second Crss that is greater than the first Crss and wherein the first MOS transistor has a first transistor area and the second MOS transistor has a second transistor area, the second transistor area being a fraction of the first transistor area.
1 Assignment
0 Petitions
Accused Products
Abstract
A switch circuit includes a first MOS transistor and a second MOS transistor of a same conductivity type connected in parallel between a first terminal and a second terminal of the switch circuit, the first and second MOS transistors having respective gate terminals coupled to the control terminal to receive a control signal to turn the first and second MOS transistors on or off. The first MOS transistor is characterized by a first reverse gate-to-drain capacitance (Crss) and the second MOS transistor is characterized by a second Crss that is greater than the first Crss.
262 Citations
9 Claims
-
1. A switch circuit having a first terminal, a second terminal and a control terminal, the switch circuit comprising:
-
a first MOS transistor and a second MOS transistor of a same conductivity type connected in parallel between the first terminal and the second terminal, the first and second MOS transistors having respective gate terminals coupled to the control terminal to receive a control signal to turn the first and second MOS transistors on or off, wherein the first and second transistors are formed in a common active device area of a common semiconductor substrate, wherein the first MOS transistor is characterized by a first reverse gate-to-drain capacitance (Crss) and the second MOS transistor is characterized by a second Crss that is greater than the first Crss and wherein the first MOS transistor has a first transistor area and the second MOS transistor has a second transistor area, the second transistor area being a fraction of the first transistor area. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
Specification