×

Method and system for implementing cache size estimations

  • US 10,114,751 B1
  • Filed: 05/31/2016
  • Issued: 10/30/2018
  • Est. Priority Date: 06/05/2015
  • Status: Active Grant
First Claim
Patent Images

1. A method implemented with a processor for performing cache estimation, comprising:

  • generating a list of cache sizes, the list of cache sizes corresponding to different sizes of caches, the caches comprising one or more storage components;

    initializing a hyperloglog (HLL) for each cache size on the list of cache sizes, wherein a first HLL is initialized for a first cache having a first cache size and a second HLL is initialized for a second cache having a second cache size, wherein the first cache size is different than the second cache size;

    performing cache estimation using the HLL by representing a change of state of the HLL as a cache miss and a non-change of state of the HLL as a cache hit;

    computing, using the HLL, a miss rate curve (MRC) from a count of the cache miss and the cache hit; and

    changing a size of a cache based at least in part on a MRC value determined from the MRC computed by the HLL.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×