System and method for securely connecting to a peripheral device
First Claim
1. A device connectable between a host computer and a peripheral device using a standard bus, the device comprising:
- a first module comprising;
a first connector connectable to a first cable for connecting to the host computer;
a first transceiver coupled to the first connector for transmitting messages to, and receiving messages from, the host computer over the first cable using the standard bus; and
a first memory storing a first firmware and a first processor for executing the first firmware, the first processor is coupled to control, and to communicate with, the first transceiver,wherein the first module is configured to emulate the peripheral device to the host computer;
a second module comprising;
a second connector connectable to a second cable for connecting to the peripheral device;
a second transceiver coupled to the second connector for transmitting messages to, and receiving messages from, the peripheral device over the second cable using the standard bus; and
a second memory storing a second firmware and a second processor for executing the second firmware, the second processor is coupled to control, and to communicate with, the second transceiver, wherein the second module is configured to emulate the host computer to the peripheral device;
a third module comprising;
a third memory storing a third firmware and a third processor for executing the third firmware, the third processor is coupled to control, and to communicate with, the second transceiver,wherein the third module is communicatively coupled to the first module exclusively over a first local bus, and is communicatively coupled to the second module exclusively over a second local bus;
and a single enclosure housing the first, second, and third modules.
1 Assignment
0 Petitions
Accused Products
Abstract
A device connectable between a host computer and a computer peripheral over a standard bus interface is disclosed, used to improve security, and to detect and prevent malware operation. Messages passing between the host computer and the computer peripherals are intercepted and analyzed based on pre-configured criteria, and legitimate messages transparently pass through the device, while suspected messages are blocked. The device communicates with the host computer and the computer peripheral using proprietary or industry standard protocol or bus, which may be based on a point-to-point serial communication such as USB or SATA. The messages may be stored in the device for future analysis, and may be blocked based on current or past analysis of the messages. The device may serve as a VPN client and securely communicate with a VPN server using the host Internet connection.
79 Citations
40 Claims
-
1. A device connectable between a host computer and a peripheral device using a standard bus, the device comprising:
-
a first module comprising; a first connector connectable to a first cable for connecting to the host computer; a first transceiver coupled to the first connector for transmitting messages to, and receiving messages from, the host computer over the first cable using the standard bus; and a first memory storing a first firmware and a first processor for executing the first firmware, the first processor is coupled to control, and to communicate with, the first transceiver, wherein the first module is configured to emulate the peripheral device to the host computer; a second module comprising; a second connector connectable to a second cable for connecting to the peripheral device; a second transceiver coupled to the second connector for transmitting messages to, and receiving messages from, the peripheral device over the second cable using the standard bus; and a second memory storing a second firmware and a second processor for executing the second firmware, the second processor is coupled to control, and to communicate with, the second transceiver, wherein the second module is configured to emulate the host computer to the peripheral device; a third module comprising; a third memory storing a third firmware and a third processor for executing the third firmware, the third processor is coupled to control, and to communicate with, the second transceiver, wherein the third module is communicatively coupled to the first module exclusively over a first local bus, and is communicatively coupled to the second module exclusively over a second local bus; and a single enclosure housing the first, second, and third modules. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40)
-
Specification