Antifuse cell comprising program transistor and select transistor arranged on opposite sides of semiconductor layer
First Claim
Patent Images
1. An anti-fuse cell, comprising:
- a first semiconductor layer comprising a single connection region;
a breakdown layer located on the first semiconductor layer, wherein the breakdown layer exhibits a first electrical conductivity prior to an electrical breakdown and a second electrical conductivity after the electrical breakdown;
a first program transistor having a program gate and a body comprising the first semiconductor layer; and
a first select transistor having a select gate and a body comprising the first semiconductor layer;
wherein the program transistor is in series with the first select transistor; and
wherein the program gate and the select gate are arranged on opposite sides of the first semiconductor layer and the breakdown layer.
1 Assignment
0 Petitions
Accused Products
Abstract
The disclosure relates to a semiconductor structure comprising: a first semiconductor layer, a first program transistor, and a first select transistor implementing a first antifuse cell, wherein the first semiconductor layer acts as the body of the first program transistor and as the body of the first select transistor, wherein a gate of the first program transistor and a gate of the first select transistor are on different sides of the first semiconductor layer.
17 Citations
13 Claims
-
1. An anti-fuse cell, comprising:
-
a first semiconductor layer comprising a single connection region; a breakdown layer located on the first semiconductor layer, wherein the breakdown layer exhibits a first electrical conductivity prior to an electrical breakdown and a second electrical conductivity after the electrical breakdown; a first program transistor having a program gate and a body comprising the first semiconductor layer; and a first select transistor having a select gate and a body comprising the first semiconductor layer; wherein the program transistor is in series with the first select transistor; and wherein the program gate and the select gate are arranged on opposite sides of the first semiconductor layer and the breakdown layer. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13)
-
Specification