Non-volatile memory array with memory gate line and source line scrambling
First Claim
1. A memory device, comprising:
- a plurality of non-volatile memory (NVM) cells, each including a memory gate, arranged in rows and columns, wherein memory gates of first and second NVM cells of a first column are electrically insulated from one another, and wherein memory gates of third and fourth NVM cells of the first column are electrically insulated from one another; and
a first source line coupled to the first and second NVM cells, and a second source line coupled to the third and fourth NVM cells of the first column, wherein the first and second source lines are adjacent and electrically insulated from one another, and wherein each of the first and second source lines respectively shares a common electrical node to receive a same voltage signal with at least one source line of the first column other than the first and second source lines.
4 Assignments
0 Petitions
Accused Products
Abstract
A memory device includes a memory array arranged in rows and columns. The memory array may have at least four non-volatile memory (NVM) cells coupled in the same column of the memory array, in which each NVM cell may include a memory gate. The first and second NVM cells of the at least four NVM cells may share a first source region, and the third and fourth NVM cells may share a second source region. The memory gates of the first and second NVM cells may not be electrically coupled with one another, and the first and second source regions may not be electrically coupled with one another. Each of the first and second source regions may be electrically coupled with at least another source region of the same column in the memory array.
-
Citations
21 Claims
-
1. A memory device, comprising:
-
a plurality of non-volatile memory (NVM) cells, each including a memory gate, arranged in rows and columns, wherein memory gates of first and second NVM cells of a first column are electrically insulated from one another, and wherein memory gates of third and fourth NVM cells of the first column are electrically insulated from one another; and a first source line coupled to the first and second NVM cells, and a second source line coupled to the third and fourth NVM cells of the first column, wherein the first and second source lines are adjacent and electrically insulated from one another, and wherein each of the first and second source lines respectively shares a common electrical node to receive a same voltage signal with at least one source line of the first column other than the first and second source lines. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. A memory array, comprising:
-
non-volatile memory (NVM) cells, each including a memory gate and a select gate, arranged in rows and columns, wherein, two adjacent NVM cells of a same column that share a source region form an NVM pair, wherein the source region is disposed between memory gates of the two adjacent NVM cells, and wherein multiple NVM pairs are coupled to one another in the same column, at least two memory gates of NVM cells of a same row share a memory gate line, at least two source regions of NVM cells of the same row share a source line; and source line connection routing configured to provide multiple common electrical nodes, wherein each of the multiple common electrical node is shared among multiple source lines of a same source line group to receive a same voltage signal, and wherein the multiple source lines in the same source line group are not physically adjacent to one another. - View Dependent Claims (11, 12, 13, 14, 15, 16, 17, 18, 19)
-
-
20. A method, comprising:
-
providing a non-volatile memory (NVM) array, wherein the non-volatile memory array includes at least four non-volatile memory (NVM) cells coupled in a same column of the NVM array, wherein each NVM cell includes a memory gate and a select gate, wherein first and second NVM cells of the at least four NVM cells share a first source line, and third and fourth NVM cells share a second source line, and wherein the first and second source lines each shares a common electrical node with at least another source line of the same column to receive a same voltage signal that is not adjacent to the first and second source lines respectively; coupling a high select voltage to a first select gate to select the first memory cell for a program operation; coupling a low select voltage to a second select gate to unselect the second memory cell for the program operation; coupling a high program voltage to the first memory gate and a low inhibit voltage to the second memory gate; and coupling two different source voltages to the first source line and the second source line from two different source line driver circuits, respectively. - View Dependent Claims (21)
-
Specification