Memory access protection apparatus and methods for memory mapped access between independently operable processors
First Claim
Patent Images
1. A method for registering access violations of host memory at a peripheral processor, comprising:
- receiving one or more window register values from a host processor, the one or more window register values defining an extent of accessible address space within the host memory that is accessible by the peripheral processor;
responsive to an attempt to access an extent of address space outside of the extent of accessible address space by the peripheral processor, generating an error message by the peripheral processor;
storing the error message generated by the peripheral processor within a violation register that is accessible by the host processor; and
preventing access of the host memory by the peripheral processor until the host processor has cleared the error message.
1 Assignment
0 Petitions
Accused Products
Abstract
Methods and apparatus for registering and handling access violations of host memory. In one embodiment, a peripheral processor receives one or more window registers defining an extent of address space accessible from a host processor; responsive to an attempt to access an extent of address space outside of the extent of accessible address space, generates an error message; stores the error message within a violation register; and resumes operation of the peripheral processor upon clearance of the stored error message.
-
Citations
20 Claims
-
1. A method for registering access violations of host memory at a peripheral processor, comprising:
-
receiving one or more window register values from a host processor, the one or more window register values defining an extent of accessible address space within the host memory that is accessible by the peripheral processor; responsive to an attempt to access an extent of address space outside of the extent of accessible address space by the peripheral processor, generating an error message by the peripheral processor; storing the error message generated by the peripheral processor within a violation register that is accessible by the host processor; and preventing access of the host memory by the peripheral processor until the host processor has cleared the error message. - View Dependent Claims (2, 3, 4, 5, 6, 7)
-
-
8. A computing device comprising a memory mapped system, the computing device comprising:
-
a host processing device comprising a host central processing unit (CPU) and a host memory management unit (MMU); a peripheral processing device comprising a peripheral CPU, a peripheral MMU, peripheral memory and a peripheral direct memory access (DMA) unit; and a host memory accessible by both the host processing device and the peripheral processing device; wherein the peripheral processing device further comprises logic configured to; receive one or more window register values from the host processing device that define an extent of accessible address space within the host memory that is accessible by the peripheral processing device; generate an error message responsive to an attempt to access an extent of address space outside of the extent of accessible address space; store the error message within a violation register that is accessible by the host processing device; and prevent access of the host memory by the peripheral processing device until the host processing device has cleared the error message. - View Dependent Claims (9, 10, 11, 12, 13, 14, 15)
-
-
16. A peripheral processing device configured to register access violations of host memory within a memory mapped system, the peripheral processing device comprising:
a peripheral central processing unit (CPU), a peripheral memory management unit (MMU), peripheral memory and a peripheral direct memory access (DMA) unit and further comprising logic configured to; receive one or more window register values from a host processor, the one or more window register values defining an extent of accessible address space within the host memory that is accessible by the peripheral processing device; generate an error message responsive to an attempt to access an extent of address space outside of the extent of accessible address space; store the error message within a violation register; and prevent access of the host memory by the peripheral processing device until the host processor has cleared the error message. - View Dependent Claims (17, 18, 19, 20)
Specification