Low capacitance analog switch or transmission gate

• US 10,200,029 B2
• Filed: 09/01/2016
• Issued: 02/05/2019
• Est. Priority Date: 09/01/2016
• Status: Active Grant

• Current Assignee: Analog Devices, Inc.
• Original Assignee: Analog Devices, Inc.
• Inventors: Herrera, Sandro, Jeffery, Alan K
• Primary Examiner(s): Donovan, Lincoln
• Assistant Examiner(s): Retebo, Metasebia
• Application Number:
  US15/254,696
• Publication Number:
  US 20180062644A1
• Time in Patent Office: 887 Days
• Field of Search: 327434
• CPC Class Codes: H03F 2200/261 Amplifier which being suitable for instrumentation applications
• CPC Class Codes: H03F 2203/45138 Two or more differential amplifiers in IC-block form are combined, e.g. measuring amplifiers
• CPC Class Codes: H03F 2203/45522 the FBC comprising one or more potentiometers
• CPC Class Codes: H03F 3/45475 using IC blocks as the active amplifying circuit
• CPC Class Codes: H03G 1/0088 using discontinuously variable devices, e.g. switch-operated
• CPC Class Codes: H03G 3/001 Digital control of analog signals
• CPC Class Codes: H03G 5/24 in frequency-selective amplifiers
• CPC Class Codes: H03K 17/687 the devices being field-effect transistors
• CPC Class Codes: H03K 2217/0018 Special modifications or use of the back gate voltage of a FET
• CPC Class Codes: H03K 2217/0054 Gating switches, e.g. pass gates

Abstract

A low capacitance n-channel analog switch circuit, a p-channel analog switch circuit, and a full CMOS transmission gate (T-gate) circuit are described. Resistive decoupling can be used to isolate the switch or T-gate from AC grounds, such as one or more switch control signal inputs or supply voltages. A semiconductor region that is separated from a body region of a pass field-effect transistor (FET) can be coupled to or driven to a voltage similar to the input voltage or other desired voltage to help reduce parasitic capacitance of the switch or T-gate. The switch or T-gate can have improved frequency bandwidth or frequency response. The switch can be useful in a programmable gain amplifier (PGA) or programmable gain instrumentation amplifier (PGIA) or other circuit in which excessive switch capacitance could degrade circuit performance.

Claims

1. An analog switch circuit, comprising:

a first pass FET, including a gate coupled to a first control signal input, a first conduction terminal coupled to a signal input, a second conduction terminal coupled to a signal output, and a first body switchably coupled to a first bias voltage when the first pass FET is off, the first body also switchably coupled to at least one of the signal input or the signal output when the first pass FET is on, wherein the first body is separated from a first semiconductor region by an insulator, wherein the first semiconductor region provides a node that is local to the analog switch circuit and the first semiconductor region is coupled to, or driven to a voltage like that of, one of the signal input or the signal output.

2. The analog switch circuit of claim 1, wherein the first body is switchably coupled to the first bias voltage via a first body decoupling resistor.

3. The analog switch circuit of claim 1, wherein the first semiconductor region is coupled to, or driven to a voltage like that of, the signal input.

4. The analog switch circuit of claim 3, comprising a first buffer circuit coupling the signal input to the first semiconductor region to drive a voltage of the first semiconductor region to a voltage like that of the signal input, wherein the first buffer circuit includes a first buffer input and a first buffer output and is configured to provide a higher input impedance at the first buffer input than an output impedance at the first buffer output.

5. The analog switch circuit of claim 1, wherein the first body is switchably coupled to the signal input when the first pass FET is on.

6. The analog switch circuit of claim 1, wherein the first pass FET includes the gate coupled to the first control signal input via a first gate decoupling resistor.

7. The analog switch circuit of claim 1, further comprising:

a second pass FET, including a gate coupled to a second control signal input, a first conduction terminal coupled to the signal input, a second conduction terminal coupled to the signal output, and a second body switchably coupled to a second bias voltage when the second pass FET is off, the second body also switchably coupled to at least one of the signal input or the signal output when the second pass FET is on.

8. The analog switch circuit of claim 7, wherein the first pass FET is an NFET and the second pass FET is a PFET, and wherein the first pass FET and the second pass FET complement each other to form a transmission gate.

9. The analog switch circuit of claim 7, wherein the second body is separated from a second semiconductor region by an insulator, wherein the second semiconductor region provides a node that is local to the analog switch and that is coupled to, or driven to a voltage like that of, one of the signal input or the signal output.

10. The analog switch circuit of claim 9, wherein the first semiconductor region and the second semiconductor region are shared in common between the first pass FET and the second pass FET.

11. The analog switch circuit of claim 8, comprising a second buffer circuit coupling the signal input to the second semiconductor region to drive a voltage of the second semiconductor region to a voltage like that of the signal input, wherein the second buffer circuit includes a second buffer input and a second buffer output and is configured to provide a higher input impedance at the second buffer input than an output impedance at the second buffer output.

12. The analog switch circuit of claim 7, wherein the second pass FET, includes the gate coupled to the second control signal input via a second gate decoupling resistor.

13. The analog switch circuit of claim 1,

wherein the first body is switchably coupled to the signal input when the first pass FET is on by a first switching FET having a first switching FET body that is also separated from the first semiconductor region by an insulator, and wherein the analog switch circuit further comprises a first buffer circuit coupling the signal input to the first semiconductor region.

14. An analog switch circuit, comprising:

a first pass FET, including a gate coupled to a first control signal input via a first gate decoupling resistor, a first conduction terminal coupled to a signal input, a second conduction terminal coupled to a signal output, and a first body switchably coupled to a first bias voltage;

a second pass FET, including a gate coupled to a second control signal input via a second gate decoupling resistor, a first conduction terminal coupled to the signal input, a second conduction terminal coupled to the signal output, and a second body switchably coupled to a second bias voltage; and

a local first semiconductor region separated from the first body by an insulator, wherein the first semiconductor region provides a node that is local to the analog switch circuit and the first semiconductor region is configured to be coupled to, or driven to a voltage like that of, one of the signal input or the signal output.

15. A method of using at least a first pass FET for switchably passing or isolating an analog signal from a signal input to a signal output, the method comprising:

decoupling a body of the first pass FET from a first bias voltage when the first pass FET is off;

switchably coupling the body of the first pass FET to one of the signal input or the signal output when the first pass FET is on; and

driving a local first semiconductor region, separated from the first body by an insulator, to a voltage like that of one of the signal input or the signal output.

16. The method of claim 15, comprising:

decoupling, via a first gate decoupling resistor, a first control signal input from a gate of the first pass FET.

17. The method of claim 15, wherein the decoupling is via a first body decoupling resistor.

18. The method of claim 15, wherein driving the first semiconductor region to a voltage like that of one of the signal input or the signal output comprises driving the first semiconductor region to a voltage like that of the signal input.

19. The method of claim 15, wherein switchably coupling the body of the first pass FET to one of the signal input or the signal output when the first pass FET is on comprises switchably coupling the body of the first pass FET to the signal input when the first pass FET is on.

20. The method of claim 15, further comprising:

using a second pass FET, complementary in type to the first pass FET, for switchably passing or isolating an analog signal from a signal input to a signal output, the method comprising;

decoupling a body of the second pass FET from a second bias voltage when the second pass FET is off; and

switchably coupling the body of the second pass FET to one of the signal input or the signal output when the second pass FET is on.

21. The method of claim 20, wherein the decoupling the body of the second pass FET is via a second body decoupling resistor.