Phase interpolation circuit
First Claim
1. An apparatus comprising:
- a binary-to-thermometer decoder configured to receive a control step input and to responsively generate a thermometer codeword representative of the control step input;
a plurality of differential pairs configured to generate in-phase (I) and quadrature phase (Q) control signals by drawing respective currents through I and Q common nodes, each differential pair comprising a first transistor and a second transistor connected to a corresponding current source of a plurality of current sources having equal magnitude, each differential pair configured to receive a corresponding bit of the thermometer codeword at an input of the first transistor and a complement of the corresponding bit at an input of the second transistor, the plurality of differential pairs comprising;
a first subset of differential pairs having the first transistor connected to the I common node and the second transistor connected to the Q common node, each differential pair in the first subset configured to control the I and Q control signals; and
a second subset of differential pairs, the second subset of differential pairs comprising (i) differential pairs having the first transistor connected to the I common node and the second transistor disconnected from the Q common node to control only the I control signal and (ii) differential pairs having the first transistor disconnected from the I common node and the second transistor connected to the Q common node to control only the Q control signal; and
a phase interpolator configured to receive (i) first and second reference signals and (ii) the I and Q control signals and to responsively generate an interpolated signal on a differential output node by adding amounts of the first and second reference signals, the amounts of the first and second reference signals determined by magnitudes of the I and Q control signals, respectively.
1 Assignment
0 Petitions
Accused Products
Abstract
Methods and systems are described for receiving a control step input at a binary-to-thermometer decoder and responsively generating bits of a thermometer codeword representative of the control step input, providing the bits of the thermometer codeword to a plurality of differential pairs comprising a first transistor and a second transistor, each differential pair configurable for one of directing current to an in-phase (I) common node or directing current to a quadrature phase (Q) common node and switching between directing current to the I common node and the Q common node, and forming an output signal based on current drawn through the I and Q common nodes, the output signal having an intermediate phase with respect to a first and a second reference signal.
441 Citations
20 Claims
-
1. An apparatus comprising:
-
a binary-to-thermometer decoder configured to receive a control step input and to responsively generate a thermometer codeword representative of the control step input; a plurality of differential pairs configured to generate in-phase (I) and quadrature phase (Q) control signals by drawing respective currents through I and Q common nodes, each differential pair comprising a first transistor and a second transistor connected to a corresponding current source of a plurality of current sources having equal magnitude, each differential pair configured to receive a corresponding bit of the thermometer codeword at an input of the first transistor and a complement of the corresponding bit at an input of the second transistor, the plurality of differential pairs comprising; a first subset of differential pairs having the first transistor connected to the I common node and the second transistor connected to the Q common node, each differential pair in the first subset configured to control the I and Q control signals; and a second subset of differential pairs, the second subset of differential pairs comprising (i) differential pairs having the first transistor connected to the I common node and the second transistor disconnected from the Q common node to control only the I control signal and (ii) differential pairs having the first transistor disconnected from the I common node and the second transistor connected to the Q common node to control only the Q control signal; and a phase interpolator configured to receive (i) first and second reference signals and (ii) the I and Q control signals and to responsively generate an interpolated signal on a differential output node by adding amounts of the first and second reference signals, the amounts of the first and second reference signals determined by magnitudes of the I and Q control signals, respectively. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
-
-
11. A method comprising:
-
receiving a control step input at a binary-to-thermometer decoder and responsively generating bits of a thermometer codeword representative of the control step input; providing the bits of the thermometer codeword to a plurality of differential pairs comprising a first transistor and a second transistor connected to a corresponding current source of a plurality of current sources having equal magnitude, each differential pair receiving a corresponding bit of the thermometer codeword at an input of the first transistor and a complement of the corresponding bit at an input of the second transistor; generating I and Q control signals by drawing respective currents through respective I and Q common nodes via the current sources connected to the plurality of differential pairs, each of the I and Q control signals generated by configuring each differential pair to (i) direct current to only the I common node (ii) to direct current to only the Q common node, or (iii) to switch between directing current to the I common node and the Q common node; and providing (i) a first and a second reference signal and (ii) the I and Q control signals to a phase interpolator, and responsively forming an output signal on a differential output node by adding amounts of the first and second reference signals, the amounts of the first and the second reference signals determined by magnitudes of the I and Q control signals, respectively, the output signal having an intermediate phase with respect to the first and the second reference signals. - View Dependent Claims (12, 13, 14, 15, 16, 17, 18, 19, 20)
-
Specification