Spur cancelation using inverse spur injection
First Claim
Patent Images
1. A spur cancelation system, comprising:
- an error circuitry configured to generate an error signal based at least on a first transceiver signal in a transceiver signal processing chain;
an inverse spur circuitry configured to determine a gain and a phase of a spur in the first transceiver signal and generate a digital inverse spur signal based at least on the gain and the phase of the spur signal, the inverse spur circuitry comprising;
a gradient circuitry configured to compute a gradient of a gain of the error signal and a gradient of a phase of the error signal;
a solution circuitry configured to derive an estimated gain coefficient and an estimated phase coefficient based at least on the gradient of the gain and the gradient of the phase; and
an inverse spur generation circuitry configured to generate a digital inverse spur signal based at least on the estimated gain coefficient and the estimated phase coefficient; and
an injection circuitry configured to inject the digital inverse spur signal and cancel a spur in a second transceiver signal in the transceiver signal processing chain.
3 Assignments
0 Petitions
Accused Products
Abstract
A spur cancelation system includes error circuitry, inverse spur circuitry, and injection circuitry. The error circuitry is configured to generate an error signal based at least on a first transceiver signal in a transceiver signal processing chain. The inverse spur circuitry is configured to, based at least on the error signal, determine a gain and a phase of a spur signal in the transceiver signal and generate an inverse spur signal based at least on the gain and the phase of the spur signal. The injection circuitry is configured to inject the inverse spur signal to cancel a spur in a second transceiver signal in the transceiver signal processing chain.
-
Citations
17 Claims
-
1. A spur cancelation system, comprising:
-
an error circuitry configured to generate an error signal based at least on a first transceiver signal in a transceiver signal processing chain; an inverse spur circuitry configured to determine a gain and a phase of a spur in the first transceiver signal and generate a digital inverse spur signal based at least on the gain and the phase of the spur signal, the inverse spur circuitry comprising; a gradient circuitry configured to compute a gradient of a gain of the error signal and a gradient of a phase of the error signal; a solution circuitry configured to derive an estimated gain coefficient and an estimated phase coefficient based at least on the gradient of the gain and the gradient of the phase; and an inverse spur generation circuitry configured to generate a digital inverse spur signal based at least on the estimated gain coefficient and the estimated phase coefficient; and an injection circuitry configured to inject the digital inverse spur signal and cancel a spur in a second transceiver signal in the transceiver signal processing chain. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. A method, comprising:
-
generating an error signal based at least on a first transceiver signal in a transceiver signal processing chain; based at least on the error signal, determining a gain and a phase of a spur signal in the first transceiver signal and generating a digital inverse spur signal based at least on the gain and the phase of the spur signal by; computing a gradient of a gain of the error signal and a gradient of a phase of the error signal; deriving an estimated gain coefficient and an estimated phase coefficient based at least on the gradient of the gain and the gradient of the phase; and generating a digital inverse spur signal based at least on the estimated gain coefficient and the estimated phase coefficient; and injecting the digital inverse spur signal into the transceiver signal processing chain. - View Dependent Claims (10, 11, 12)
-
-
13. A transceiver comprising:
-
a signal processing chain configured to process a signal; error circuitry configured to generate an error signal based at least on the signal; an inverse spur circuitry, comprising; a gradient circuitry configured to compute a gradient of a gain of the error signal and a gradient of a phase of the error signal; a solution circuitry configured to derive an estimated gain coefficient and an estimated phase coefficient based at least on the gradient of the gain and the gradient of the phase; and an inverse spur generation circuitry configured to generate a digital inverse spur signal based at least on the estimated gain coefficient and the estimated phase coefficient; and an injection circuitry configured to inject the digital inverse spur signal into the signal processing chain to cancel an expected spur from the signal. - View Dependent Claims (14, 15, 16, 17)
-
Specification