×

Configurable multi-level error correction in a storage controller

  • US 10,318,375 B2
  • Filed: 03/20/2016
  • Issued: 06/11/2019
  • Est. Priority Date: 03/20/2015
  • Status: Active Grant
First Claim
Patent Images

1. A storage controller for a storage system, comprising:

  • a host interface, configured to receive host data for storage within the storage system;

    a storage interface, configured to transmit storage data to the storage system; and

    processing circuitry coupled with the host interface and the storage interface, configured to;

    (a) receive the host data from a host, through the host interface, for storage within a partition in the storage system;

    (b) determine a quantity of error correction code levels based on at least one partition parameter corresponding to the partition, the partition parameter corresponding to a physical property of the partition;

    (c) partition the host data into a plurality of payloads;

    (d) provide metadata for each of the payloads;

    (e) calculate error correction codes for each of the payloads and the metadata associated with each of the payloads;

    (f) create a plurality of codewords, each codeword comprising a payload and metadata and error correction codes corresponding to the payload;

    (g) based on the quantity of error correction code levels, either sequentially write the codewords in the partition through the storage interface or divide the codewords into a plurality of further payloads, the further payloads iteratively processed according to steps (d) through (g) to provide the quantity of error correction code levels.

View all claims
  • 4 Assignments
Timeline View
Assignment View
    ×
    ×