×

Driving circuit of active-matrix organic light-emitting diode with hybrid transistors

  • US 10,332,446 B2
  • Filed: 11/30/2016
  • Issued: 06/25/2019
  • Est. Priority Date: 12/03/2015
  • Status: Active Grant
First Claim
Patent Images

1. A driving circuit comprising:

  • a current drive unit including a first transistor and a second transistor, wherein the first transistor and the second transistor are connected in series, and wherein the first transistor and the second transistor comprise a silicon semiconductor layer; and

    a reset compensation and light emitting control circuit coupled to the current drive unit, the reset compensation and light emitting control circuit comprising a third transistor connected to a control terminal of the first transistor, wherein the third transistor comprises an oxide semiconductor layer;

    wherein the reset compensation and light emitting control circuit further includes a first capacitor, a second capacitor, a fourth transistor, a fifth transistor and a sixth transistor; and

    the current drive unit further comprises a seventh transistor;

    the first transistor has a first terminal connected to a second terminal of the fourth transistor and a second terminal of the seventh transistor, and a second terminal connected to a first terminal of the second transistor and a first terminal of the third transistor;

    the second transistor has a second terminal connected to an organic light-emitting diode and a first terminal of the sixth transistor, and a control terminal connected a first control signal;

    the third transistor has a second terminal connected to a control terminal of the first transistor, one terminal of the first capacitor, one terminal of the second capacitor and a first terminal of the fifth transistor, and a control terminal connected to a second control signal and the other terminal of the second capacitor;

    the other terminal of the first capacitor is connected to a low level;

    the fourth transistor has a first terminal connected to a data line, a control terminal connected to the second control signal;

    the fifth transistor has a second terminal connected to a third control signal and a second terminal of the sixth transistor, and a control terminal connected to a four control signal;

    the sixth transistor has a control terminal connected to a fifth control signal;

    the seventh transistor has a first terminal connected to the high level, and a control terminal connected to the first control signal;

    wherein the fifth transistor is an oxide semiconductor transistor and the seventh transistor is a low temperature poly-silicon transistor.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×