Through substrate vias with improved connections
First Claim
Patent Images
1. A device comprising:
- a substrate;
an interconnect structure over the substrate, the interconnect structure comprising;
a plurality of low-k dielectric layers;
a plurality of metallization layers in the plurality of low-k dielectric layers and comprising metal pads, wherein the metal pads comprises copper; and
a dielectric layer over the plurality of metallization layers, wherein a k value of the dielectric layer is higher than k values of the plurality of low-k dielectric layers;
a through-substrate via (TSV) extending from a top surface of the dielectric layer to a bottom surface of the substrate;
a first deep conductive via extending from the top surface of the dielectric layer and terminating on a first metal pad in a first one of the plurality of metallization layers;
a second deep conductive via extending from the top surface of the dielectric layer and terminating on a second metal pad in a second one of the plurality of metallization layers different from the first one; and
a metal line over the dielectric layer and electrically coupling the TSV to the first and the second deep conductive vias.
0 Assignments
0 Petitions
Accused Products
Abstract
A device includes a substrate, and a plurality of dielectric layers over the substrate. A plurality of metallization layers is formed in the plurality of dielectric layers, wherein at least one of the plurality of metallization layers comprises a metal pad. A through-substrate via (TSV) extends from the top level of the plurality of the dielectric layers to a bottom surface of the substrate. A deep conductive via extends from the top level of the plurality of dielectric layers to land on the metal pad. A metal line is formed over the top level of the plurality of dielectric layers and interconnecting the TSV and the deep conductive via.
-
Citations
20 Claims
-
1. A device comprising:
-
a substrate; an interconnect structure over the substrate, the interconnect structure comprising; a plurality of low-k dielectric layers; a plurality of metallization layers in the plurality of low-k dielectric layers and comprising metal pads, wherein the metal pads comprises copper; and a dielectric layer over the plurality of metallization layers, wherein a k value of the dielectric layer is higher than k values of the plurality of low-k dielectric layers; a through-substrate via (TSV) extending from a top surface of the dielectric layer to a bottom surface of the substrate; a first deep conductive via extending from the top surface of the dielectric layer and terminating on a first metal pad in a first one of the plurality of metallization layers; a second deep conductive via extending from the top surface of the dielectric layer and terminating on a second metal pad in a second one of the plurality of metallization layers different from the first one; and a metal line over the dielectric layer and electrically coupling the TSV to the first and the second deep conductive vias. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. A device comprising:
-
a substrate; an interconnect structure on the substrate, the interconnect structure including stacked metallization layers; a dielectric layer over the stacked metallization layers; a first conductive via extending from a top surface of the dielectric layer to at least partially into the substrate; a second conductive via extending from the top surface of the dielectric layer through at least one first metallization layer of the stacked metallization layers and extending to a metal pad of the interconnect structure, the metal pad being formed in a second metallization layer of the stacked metallization layer; and a single continuous metal feature filling the first conductive via, extending over the top surface of the dielectric layer, and filling the conductive second via. - View Dependent Claims (10, 11, 12, 13, 14, 15)
-
-
16. A device comprising:
-
a substrate; an interconnect structure over the substrate, the interconnect structure including a stack of metallization layers respectively embedded in respective dielectric layers; a through-substrate via (TSV) extending from the top level of the interconnect structure to a bottom surface of the substrate; a deep conductive via extending from the top level of the interconnect structure through at least one first dielectric layer of the interconnect structure and contacting a metal pad embedded in a second dielectric layer of the interconnect structure, the second dielectric layer being closer to the substrate than the at least one first dielectric layer; a barrier layer encircling the deep conductive via; a metal line over the top level of the interconnect structure extending continuously from the TSV to the deep conductive via; and a passivation layer over the metal line. - View Dependent Claims (17, 18, 19, 20)
-
Specification