Clock data recovery circuit, apparatus including same and method for recovery clock and data
First Claim
Patent Images
1. A clock data recovery circuit that receives an input data signal including an embedded clock, the clock data recovery circuit comprising:
- a clock recovery circuit configured to generate a recovery clock signal from the input data signal based on a first window signal and to generate a second window signal synchronized with the recovery clock signal from the first window signal;
a delayed locked loop circuit configured to detect a unit interval corresponding to one bit of the input data signal based on the recovery clock signal and to generate a third window signal by delaying the second window signal based on the unit interval; and
a window generating circuit configured to generate the first window signal based on the third window signal and the recovery clock signal, so that a phase of the recovery clock signal is identical to a phase of the third window signal.
1 Assignment
0 Petitions
Accused Products
Abstract
A method of recovering a clock and data from an input data signal including an embedded clock, the method including generating a recovery clock signal from the input data signal based on a first window signal; detecting a unit interval corresponding to one bit of the input data signal based on the recovery clock signal; delaying a signal synchronized with the recovery clock signal based on the unit interval; and generating the first window signal based on the delayed signal.
-
Citations
20 Claims
-
1. A clock data recovery circuit that receives an input data signal including an embedded clock, the clock data recovery circuit comprising:
-
a clock recovery circuit configured to generate a recovery clock signal from the input data signal based on a first window signal and to generate a second window signal synchronized with the recovery clock signal from the first window signal; a delayed locked loop circuit configured to detect a unit interval corresponding to one bit of the input data signal based on the recovery clock signal and to generate a third window signal by delaying the second window signal based on the unit interval; and a window generating circuit configured to generate the first window signal based on the third window signal and the recovery clock signal, so that a phase of the recovery clock signal is identical to a phase of the third window signal. - View Dependent Claims (2, 3, 4, 5, 6, 7)
-
-
8. A clock data recovery circuit that receives an input data signal including an embedded clock, the clock data recovery circuit comprising:
-
a clock recovery circuit configured to generate a recovery clock signal by extracting periodic edges from the input data signal based on a first window signal and to generate a second window signal synchronized with the recovery clock signal from the first window signal; a delayed locked loop circuit configured to detect a unit interval corresponding to one bit of the input data signal based on the recovery clock signal and to generate a plurality of delayed clock signals by delaying the recovery clock signal; and a window generating circuit configured to generate the first window signal based on the second window signal and a delayed clock signal from among the plurality of delayed clock signals, so that a phase of the second window signal is identical to a phase of the delayed clock signal. - View Dependent Claims (9, 10, 11, 12)
-
-
13. A method of recovering a clock and data from an input data signal including an embedded clock, the method comprising:
-
generating a recovery clock signal from the input data signal based on a first window signal; detecting a unit interval corresponding to one bit of the input data signal based on the recovery clock signal; delaying a signal synchronized with the recovery clock signal based on the unit interval to provide a delayed signal; and generating the first window signal based on the delayed signal. - View Dependent Claims (14, 15, 16, 17, 18, 19, 20)
-
Specification