Display device
First Claim
Patent Images
1. A display device comprising:
- a first source line;
a second source line adjacent to the first source line;
a third source line adjacent to the second source line;
a first gate line;
a first transistor; and
a first conductive layer,wherein a gate of the first transistor is electrically connected to the first gate line, one of a source and a drain of the first transistor is electrically connected to the first source line, and the other of the source and the drain of the first transistor is electrically connected to the first conductive layer,wherein the first conductive layer overlaps with the second source line and the third source line,wherein the first source line, the second source line, and the third source line are supplied with respective signals,wherein the first gate line is supplied with a selection signal,wherein the first conductive layer is a pixel electrode,wherein the first conductive layer does not overlap with the first source line, andwherein a distance between the first source line and the second source line is larger than a distance between the second source line and the third source line.
1 Assignment
0 Petitions
Accused Products
Abstract
To achieve a display device that is suitable for increasing in size and to provide a high-resolution display device. In the display device, three or more adjacent gate lines are supplied with the same selection signal. Three or more pixels that adjoin in the column direction are connected to different source lines. In each of the pixels, a transistor including a semiconductor layer is disposed. An inner source line among three or more source lines is disposed to overlap with a conductive layer that functions as a pixel electrode. Part of the semiconductor layer of the transistor is provided between the outer source line and a source line adjacent to the outer source line.
22 Citations
14 Claims
-
1. A display device comprising:
-
a first source line; a second source line adjacent to the first source line; a third source line adjacent to the second source line; a first gate line; a first transistor; and a first conductive layer, wherein a gate of the first transistor is electrically connected to the first gate line, one of a source and a drain of the first transistor is electrically connected to the first source line, and the other of the source and the drain of the first transistor is electrically connected to the first conductive layer, wherein the first conductive layer overlaps with the second source line and the third source line, wherein the first source line, the second source line, and the third source line are supplied with respective signals, wherein the first gate line is supplied with a selection signal, wherein the first conductive layer is a pixel electrode, wherein the first conductive layer does not overlap with the first source line, and wherein a distance between the first source line and the second source line is larger than a distance between the second source line and the third source line. - View Dependent Claims (2, 3, 4, 5)
-
-
6. A display device comprising:
-
a first source line; a second source line adjacent to the first source line; a third source line adjacent to the second source line; a first gate line; a second gate line adjacent to the first gate line; a first transistor; a second transistor; a first conductive layer; and a second conductive layer, wherein a gate of the first transistor is electrically connected to the first gate line, one of a source and a drain of the first transistor is electrically connected to the first source line, and the other of the source and the drain of the first transistor is electrically connected to the first conductive layer, wherein a gate of the second transistor is electrically connected to the second gate line, one of a source and a drain of the second transistor is electrically connected to the second source line, and the other of the source and the drain of the second transistor is electrically connected to the second conductive layer, wherein each of the first conductive layer and the second conductive layer overlaps with the second source line and the third source line, wherein the first source line, the second source line, and the third source line are supplied with respective signals, wherein the first gate line and the second gate line are supplied with the same selection signal, wherein the first conductive layer is a first pixel electrode and the second conductive layer is a second pixel electrode, wherein the first conductive layer and the second conductive layer do not overlap with the first source line, and wherein a distance between the first source line and the second source line is larger than a distance between the second source line and the third source line. - View Dependent Claims (7, 8, 9, 10)
-
-
11. A display device comprising:
-
a first source line; a second source line adjacent to the first source line; a third source line adjacent to the second source line; a fourth source line adjacent to the third source line; a first gate line; a second gate line adjacent to the first gate line; a third gate line adjacent to the second gate line; a fourth gate line adjacent to the third gate line; a first transistor; a second transistor; a third transistor; a fourth transistor; a first conductive layer; a second conductive layer; a third conductive layer; and a fourth conductive layer, wherein a gate of the first transistor is electrically connected to the first gate line, one of a source and a drain of the first transistor is electrically connected to the first source line, and the other of the source and the drain of the first transistor is electrically connected to the first conductive layer, wherein a gate of the second transistor is electrically connected to the second gate line, one of a source and a drain of the second transistor is electrically connected to the second source line, and the other of the source and the drain of the second transistor is electrically connected to the second conductive layer, wherein a gate of the third transistor is electrically connected to the third gate line, one of a source and a drain of the third transistor is electrically connected to the third source line, and the other of the source and the drain of the third transistor is electrically connected to the third conductive layer, wherein a gate of the fourth transistor is electrically connected to the fourth gate line, one of a source and a drain of the fourth transistor is electrically connected to the fourth source line, and the other of the source and the drain of the fourth transistor is electrically connected to the fourth conductive layer, and wherein the first gate line, the second gate line, the third gate line, and the fourth gate line are supplied with the same selection signal, wherein the first conductive layer is a pixel electrode, wherein the first conductive layer overlaps with the second source line and the third source line, wherein the first conductive layer does not overlap with the first source line and the fourth source line, wherein a distance between the first source line and the second source line is larger than a distance between the second source line and the third source line, and wherein a distance between the third source line and the fourth source line is larger than the distance between the second source line and the third source line. - View Dependent Claims (12, 13, 14)
-
Specification
-
- Resources
Litigation Campaign Assessment
Thank you for your request. You will receive a custom alert email when the Litigation Campaign Assessment is available.
×
-
Current AssigneeSemiconductor Energy Laboratory Co., Ltd.
-
Original AssigneeSemiconductor Energy Laboratory Co., Ltd.
-
InventorsYamazaki, Shunpei, Takahashi, Kei
-
Primary Examiner(s)Pan, Jia X
-
Application NumberUS15/860,059Publication NumberTime in Patent Office581 DaysField of SearchUS Class CurrentCPC Class CodesG02F 1/1343 Electrodes reflective elect...G02F 1/136213 Storage capacitors associat...G02F 1/136286 Wiring, e.g. gate line, dra...
