Multiphase data receiver with distributed DFE
First Claim
1. A method comprising:
- receiving an input data voltage signal at a first data decision circuit of a set of pipelined data decision circuits operating in parallel in a respective set of signal processing phases, each data decision circuit of the set of pipelined data decision circuits operating on a respective phase of a plurality of phases of a sampling clock;
receiving an aggregate decision feedback equalization (DFE) correction current signal from a first analog current summation bus, the aggregate DFE correction current signal comprising at least one DFE tap-weighted current from at least one other respective data decision circuits of the set of pipelined data decision circuits;
determining a data output decision value based on the received input data voltage signal and the received aggregate DFE correction current signal; and
,generating at least one outbound DFE tap-weighted current on at least one other analog current summation bus connected to at least one other data decision circuit of the set of pipelined data decision circuits.
1 Assignment
0 Petitions
Accused Products
Abstract
Methods and systems are described for receiving an input data voltage signal at a first data decision circuit of set of pipelined data decision circuits, receiving an aggregate decision feedback equalization (DFE) correction current signal from a first analog current summation bus, the aggregate DFE correction current signal comprising a plurality of DFE tap-weighted currents from respective other data decision circuits of the set of pipelined data decision circuits, determining a data output decision value based on the received input data voltage signal and the received aggregate DFE correction current signal, and generating at least one outbound DFE tap-weighted current on at least one other analog current summation bus connected to at least one other data decision circuit of the set of pipelined data decision circuits.
437 Citations
18 Claims
-
1. A method comprising:
-
receiving an input data voltage signal at a first data decision circuit of a set of pipelined data decision circuits operating in parallel in a respective set of signal processing phases, each data decision circuit of the set of pipelined data decision circuits operating on a respective phase of a plurality of phases of a sampling clock; receiving an aggregate decision feedback equalization (DFE) correction current signal from a first analog current summation bus, the aggregate DFE correction current signal comprising at least one DFE tap-weighted current from at least one other respective data decision circuits of the set of pipelined data decision circuits; determining a data output decision value based on the received input data voltage signal and the received aggregate DFE correction current signal; and
,generating at least one outbound DFE tap-weighted current on at least one other analog current summation bus connected to at least one other data decision circuit of the set of pipelined data decision circuits. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. An apparatus comprising:
a set of pipelined data decision circuits interconnected by a distributed analog current summation bus, the set of pipelined data decision circuits operating in parallel in a respective set of signal processing phases, each data decision circuit of the set of pipelined data decision circuits operating on a respective phase of a plurality of phases of a sampling clock, the set of pipelined data decision circuits comprising a first data decision circuit configured to; receive (i) an input data voltage signal and (ii) an aggregate decision feedback equalization (DFE) correction current signal from a first analog current summation bus of the distributed analog current summation bus, the aggregate DFE correction current signal comprising at least one DFE tap-weighted current from respective other data decision circuits of the set of pipelined data decision circuits; determine a data output decision value based on the received input data voltage signal and the received aggregate DFE correction current signal; and
,generate at least one DFE tap-weighted current on at least one other analog current summation bus connected to at least one other data decision circuit of the set of pipelined data decision circuits. - View Dependent Claims (11, 12, 13, 14, 15, 16, 17, 18)
Specification