Vertically stacked NFETS and PFETS with gate-all-around structure
First Claim
Patent Images
1. A semiconductor structure comprising:
- a p-type field effect transistor (pFET) device comprising a first functional gate structure present on physically exposed surfaces, and between, each semiconductor channel material nanosheet of a first set of vertically stacked and suspended semiconductor channel material nanosheets, and a pFET source/drain (S/D) structure present on each side of the first set of vertically stacked and suspended semiconductor channel material nanosheets, wherein the pFET S/D structure comprises a stack of, and from bottom to top, a first SiGe region having a first germanium content and a second SiGe region having a second germanium content greater than the first germanium content;
an n-type field effect transistor (nFET) device stacked vertically above the pFET device and comprising a second functional gate structure present on physically exposed surfaces, and between, each semiconductor channel material nanosheet of a second set of vertically stacked and suspended semiconductor channel material nanosheets, and an nFET S/D region is present on each side of the second set of vertically stacked and suspended semiconductor channel material nanosheets and located above each pFET S/D structure;
a silicon dioxide layer present between the pFET S/D structure and the nFET S/D region, wherein the silicon dioxide layer has a topmost surface directly contacting a bottommost surface of the nFET S/D region, a bottommost surface directly contacting a topmost surface of the pFET S/D structure, and sidewalls that a vertically aligned with sidewalls of the pFET S/D structure and sidewalls of the nFET S/D region; and
a shared S/D contact structure located on a first side of the vertically stacked nFET and pFET device, wherein said shared S/D contact structure passes entirely through each of the nFET S/D region, the silicon dioxide layer and the second SiGe region of the pFET S/D structure, and only partially into the first SiGe region of the pFET S/D structure.
1 Assignment
0 Petitions
Accused Products
Abstract
A semiconductor structure including vertically stacked nFETs and pFETs containing suspended semiconductor channel material nanosheets having an isolation layer located between a pFET S/D structure and an nFET S/D region is provided together with a method of forming such a structure. The pFET S/D structure includes a pFET S/D SiGe region having a first germanium content and an overlying SiGe region having a second germanium content that is greater than the first germanium content.
24 Citations
11 Claims
-
1. A semiconductor structure comprising:
-
a p-type field effect transistor (pFET) device comprising a first functional gate structure present on physically exposed surfaces, and between, each semiconductor channel material nanosheet of a first set of vertically stacked and suspended semiconductor channel material nanosheets, and a pFET source/drain (S/D) structure present on each side of the first set of vertically stacked and suspended semiconductor channel material nanosheets, wherein the pFET S/D structure comprises a stack of, and from bottom to top, a first SiGe region having a first germanium content and a second SiGe region having a second germanium content greater than the first germanium content; an n-type field effect transistor (nFET) device stacked vertically above the pFET device and comprising a second functional gate structure present on physically exposed surfaces, and between, each semiconductor channel material nanosheet of a second set of vertically stacked and suspended semiconductor channel material nanosheets, and an nFET S/D region is present on each side of the second set of vertically stacked and suspended semiconductor channel material nanosheets and located above each pFET S/D structure; a silicon dioxide layer present between the pFET S/D structure and the nFET S/D region, wherein the silicon dioxide layer has a topmost surface directly contacting a bottommost surface of the nFET S/D region, a bottommost surface directly contacting a topmost surface of the pFET S/D structure, and sidewalls that a vertically aligned with sidewalls of the pFET S/D structure and sidewalls of the nFET S/D region; and a shared S/D contact structure located on a first side of the vertically stacked nFET and pFET device, wherein said shared S/D contact structure passes entirely through each of the nFET S/D region, the silicon dioxide layer and the second SiGe region of the pFET S/D structure, and only partially into the first SiGe region of the pFET S/D structure. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11)
-
Specification