Processor validated wakeup system and method
First Claim
Patent Images
1. A system comprising:
- a transceiver that is passive and unpowered and that is configured for receiving an RF wake up signal from a wireless communication device and converting a received wakeup signal to DC pulses; and
a processor operatively connected to the transceiver and to a memory, wherein the memory includes instructions recorded thereon that, when executed by the processor, cause the processor to;
power up the transceiver once in an active modedetect an interrupt by the DC pulses while in a deep sleep mode;
partially awaken to analyze the detected DC pulses to determine if the wake up signal is valid;
transition to an active mode upon validation of the wake up signal to activate and power up remaining components of the system if the wake up signal is valid; and
a second transceiver of the remaining components configured to, upon being activated and powered up;
prompt a user for an access code; and
receive an access code in response to the prompt;
wherein the processor upon execution of the instructions is further caused to;
compare the access code received in response to the prompt via at least one of the transceiver and the second transceiver to a stored value; and
the comparison, a locking mechanism to switch between locked and unlocked states.
1 Assignment
0 Petitions
Accused Products
Abstract
A system includes a transceiver for receiving a wake up signal from a wireless communication device. A processor is operatively connected to the transceiver and to a memory. The memory includes instructions recorded thereon that, when read by the processor, cause the processor to transition from a sleep mode to an active mode and power up the transceiver upon validation of the wake up signal.
9 Citations
11 Claims
-
1. A system comprising:
-
a transceiver that is passive and unpowered and that is configured for receiving an RF wake up signal from a wireless communication device and converting a received wakeup signal to DC pulses; and a processor operatively connected to the transceiver and to a memory, wherein the memory includes instructions recorded thereon that, when executed by the processor, cause the processor to; power up the transceiver once in an active mode detect an interrupt by the DC pulses while in a deep sleep mode; partially awaken to analyze the detected DC pulses to determine if the wake up signal is valid; transition to an active mode upon validation of the wake up signal to activate and power up remaining components of the system if the wake up signal is valid; and a second transceiver of the remaining components configured to, upon being activated and powered up; prompt a user for an access code; and receive an access code in response to the prompt; wherein the processor upon execution of the instructions is further caused to; compare the access code received in response to the prompt via at least one of the transceiver and the second transceiver to a stored value; and the comparison, a locking mechanism to switch between locked and unlocked states. - View Dependent Claims (2, 3, 4, 5, 6)
-
-
7. A method for transitioning a system from a sleep mode to an active mode, comprising:
-
receiving an RF wake up signal from a wireless communication device at a transceiver; converting the received RF wakeup signal to DC pulses; detecting an interrupt by the DC pulses while in a deep sleep mode; partially awakening to analyze the detected DC pulses to determine if the wake up signal is valid; transitioning to an active mode upon validation of the wake up signal to activate and power up remaining components of the system if the wake up signal is valid; return to the deep sleep mode if the wake up signal is invalid; upon being activated and powered up, prompting by one of the remaining components a user for an access code by a component of the remaining components; comparing an access code received in response to the prompt to a stored value; and activating, based on a result of the comparison, a locking mechanism to switch between locked and unlocked states waking the processor from a sleep mode upon a valid wake up signal. - View Dependent Claims (8, 9, 10, 11)
-
Specification