×

Garment integrated electrical interface system and method of manufacture

  • US 10,398,376 B2
  • Filed: 09/29/2015
  • Issued: 09/03/2019
  • Est. Priority Date: 06/17/2014
  • Status: Active Grant
First Claim
Patent Images

1. A system for electrically coupling a garment to a mating object, the system comprising:

  • a fabric interlayer of the garment including a set of embedded ports in electrical communication with at least one biometric sensor;

    a backing plate, adjacent to a first side of the fabric interlayer, comprising;

    a set of through holes aligned with the set of embedded ports;

    an electronics substrate having a first surface adjacent to a second side of the fabric interlayer and comprising;

    a set of vias through a thickness of the electronics substrate, and aligned with the set of through holes and the set of embedded ports, anda set of raised contacts at a second surface opposing the first surface, each raised contact in the set of raised contacts electrically connected to a via in the set of vias;

    a mount assembly having a third surface adjacent to the second surface of the electronics substrate and comprising;

    a set of blind holes aligned with the set of vias, the set of embedded ports, and the set of through holes,a set of openings that correspond to and receive portions of the set of raised contacts, anda fourth surface opposing the third surface and defining a cavity configured to receive and electrically interface the mating object to the electronics substrate; and

    a set of fasteners that

         1) compress the backing plate, the fabric interlayer, the electronics substrate, and the mount assembly by way of the set of through holes, the set of embedded ports, the set of vias, and the set of blind holes in supporting a waterproof seal, and

         2) electrically couple the set of embedded ports and the set of vias,wherein at least one embedded port in the set of embedded ports is electrically conductive and secured to the fabric interlayer such that at least a portion of an embedded port is adjacent to the electronics substrate and brought into electrical communication with a via in the set of vias.

View all claims
  • 2 Assignments
Timeline View
Assignment View
    ×
    ×