Synchronization logic for memory requests
First Claim
Patent Images
1. A processor comprising:
- a plurality of cores; and
circuitry to;
receive a first memory request from a first core and a second memory request from a second core;
determine whether the second memory request is in contention with the first memory request for a first memory address stored in a third core; and
in response to a determination that the second memory request is in contention with the first memory request, send a blocking-protocol invalidation message to the third core.
0 Assignments
0 Petitions
Accused Products
Abstract
In an embodiment, a processor includes a plurality of cores and synchronization logic. The synchronization logic includes circuitry to: receive a first memory request and a second memory request; determine whether the second memory request is in contention with the first memory request; and in response to a determination that the second memory request is in contention with the first memory request, process the second memory request using a non-blocking cache coherence protocol. Other embodiments are described and claimed.
13 Citations
20 Claims
-
1. A processor comprising:
-
a plurality of cores; and circuitry to; receive a first memory request from a first core and a second memory request from a second core; determine whether the second memory request is in contention with the first memory request for a first memory address stored in a third core; and in response to a determination that the second memory request is in contention with the first memory request, send a blocking-protocol invalidation message to the third core. - View Dependent Claims (2, 3, 4, 5, 6, 7)
-
-
8. A method comprising:
-
receiving, by synchronization logic, a first memory request from a first core of a processor; receiving, by the synchronization logic, a second memory request from a second core of the processor; determining, by the synchronization logic, whether the second memory request is in contention with the first memory request for a first memory address stored in a third core; and in response to a determination that the second memory request is in contention with the first memory request, the synchronization logic sending a blocking-protocol invalidation message to the third core. - View Dependent Claims (9, 10, 11, 12, 13, 14)
-
-
15. A machine-readable medium having stored thereon data, which if used by at least one machine, causes the at least one machine to fabricate at least one integrated circuit, the at least one integrated circuit to:
-
receive a first memory request from a first core and a second memory request from a second core; determine whether the second memory request is in contention with the first memory request for a first memory address stored in a third core; and in response to a determination that the second memory request is in contention with the first memory request, send a blocking-protocol invalidation message to the third core. - View Dependent Claims (16, 17, 18, 19, 20)
-
Specification