Unbalanced multiplexer and scan flip-flops applying the same
First Claim
1. An unbalanced multiplexer comprising:
- a first transmission circuit comprising a first pull-up circuit connected between a source voltage terminal and an output terminal, and a first pull-down circuit connected between the output terminal and a ground voltage terminal, the first transmission circuit configured to apply a selection signal and a first input signal to the first pull-up circuit and to apply the first input signal and an inverted version of the selection signal to the first pull-down circuit, and to transmit the first input signal to the output terminal according to a logic state of the selection signal; and
a second transmission circuit comprising a second pull-up circuit connected between the source voltage terminal and the output terminal, and a second pull-down circuit connected between the output terminal and the ground voltage terminal, the second transmission circuit configured to apply the selection signal and a second input signal to the second pull-down circuit and to apply the second input signal and the inverted version of the selection signal to the second pull-up circuit, and to transmit the second input signal to the output terminal according to the logic state of the selection signal,wherein a delay characteristic of a first transmission path from a first input terminal to the output terminal along which the first input signal of the first transmission circuit is transmitted, and a delay characteristic of a second transmission path from a second input terminal to the output terminal along which the second input signal of the second transmission circuit is transmitted, are set to be different.
1 Assignment
0 Petitions
Accused Products
Abstract
An unbalanced multiplexer and a scan flip-flop including the unbalanced multiplexer, wherein the unbalanced multiplexer includes a first transmission circuit transmitting a first input signal to an output terminal according to a logic state of a selection signal; and a second transmission circuit transmitting a second input signal to the output terminal according to the logic state of the selection signal. A delay characteristic of a first transmission path from a first input terminal to the output terminal along which the first input signal of the first transmission circuit is transmitted, and a delay characteristic of a second transmission path from a second input terminal to the output terminal along which the second input signal of the second transmission circuit is transmitted, are set differently.
-
Citations
11 Claims
-
1. An unbalanced multiplexer comprising:
-
a first transmission circuit comprising a first pull-up circuit connected between a source voltage terminal and an output terminal, and a first pull-down circuit connected between the output terminal and a ground voltage terminal, the first transmission circuit configured to apply a selection signal and a first input signal to the first pull-up circuit and to apply the first input signal and an inverted version of the selection signal to the first pull-down circuit, and to transmit the first input signal to the output terminal according to a logic state of the selection signal; and a second transmission circuit comprising a second pull-up circuit connected between the source voltage terminal and the output terminal, and a second pull-down circuit connected between the output terminal and the ground voltage terminal, the second transmission circuit configured to apply the selection signal and a second input signal to the second pull-down circuit and to apply the second input signal and the inverted version of the selection signal to the second pull-up circuit, and to transmit the second input signal to the output terminal according to the logic state of the selection signal, wherein a delay characteristic of a first transmission path from a first input terminal to the output terminal along which the first input signal of the first transmission circuit is transmitted, and a delay characteristic of a second transmission path from a second input terminal to the output terminal along which the second input signal of the second transmission circuit is transmitted, are set to be different. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. An unbalanced multiplexer comprising:
-
a first transmission circuit configured to transmit a first signal along a first transmission path from a first input terminal to an output terminal according to a logic state of a selection signal, wherein the first transmission path comprises first group p-type metal-oxide-semiconductor (PMOS) transistors in a cascode arrangement connected to second group n-type metal-oxide-semiconductor (NMOS) transistors in a cascode arrangement; and a second transmission circuit configured to transmit a second signal along a second transmission path from a second input terminal to the output terminal according to the logic state of the selection signal, wherein the second transmission path comprises third group PMOS transistors in a cascode arrangement connected to fourth group NMOS transistors in a cascode arrangement, wherein the first transmission path is configured to have a delay characteristic that is set to be different than a delay characteristic of the second transmission path, wherein a number of transistors in the first group PMOS transistors, a number of transistors in the second group NMOS transistors, a number of transistors in the third group PMOS transistors and a number of transistors in the fourth group NMOS transistors are the same, and a length of a gate of at least one of the transistors in the third group PMOS transistors and a length of a gate in at least one of the transistors in the fourth group NMOS transistors are greater than a length of each of the transistors in the first group PMOS transistors and in the second group NMOS transistors.
-
-
11. An unbalanced multiplexer of claim comprising:
-
a first transmission circuit configured to transmit a first signal along a first transmission path from a first input terminal to an output terminal according to a logic state of a selection signal, wherein the first transmission path comprises first group p-type metal-oxide-semiconductor (PMOS) transistors in a cascode arrangement connected to second group n-type metal-oxide-semiconductor (NMOS) transistors in a cascode arrangement; and a second transmission circuit configured to transmit a second signal along a second transmission path from a second input terminal to the output terminal according to the logic state of the selection signal, wherein the second transmission path comprises third group PMOS transistors in a cascode arrangement connected to fourth group NMOS transistors in a cascode arrangement, wherein the first transmission path is configured to have a delay characteristic that is set to be different than a delay characteristic of the second transmission path, wherein a number of transistors in the first group PMOS transistors, a number of transistors in the second group NMOS transistors, a number of transistors in the third group PMOS transistors and a number of transistors in the fourth group NMOS transistors are the same, and a threshold voltage of at least one of the transistors in the third group PMOS transistors and a threshold voltage of at least one of the transistors in the fourth group NMOS transistors are higher than a threshold voltage of each of the transistors in the first group PMOS transistors and in the second group NMOS transistors.
-
Specification