×

Transmitter-receiver system

  • US 10,444,338 B2
  • Filed: 03/05/2015
  • Issued: 10/15/2019
  • Est. Priority Date: 03/06/2014
  • Status: Active Grant
First Claim
Patent Images

1. A transmitter-receiver system comprising:

  • a transmitter arranged to transmit a wavelet;

    a receiver arranged to receive a wavelet;

    a wavelet generator arranged to generate a reference wavelet;

    timing circuitry arranged to receive a reference clock signal, output a first trigger signal for triggering transmission of a wavelet and output a second trigger signal for triggering generation of a reference wavelet, the timing circuitry comprising a delay line including at least one delay element and being arranged to receive a signal at an input of the delay line and transmit a delayed signal at an output of the delay line, wherein a state of each delay element of at least a subset of said at least one delay elements is switchable between at least a first state and a second state, wherein a delay element in said first state presents a first propagation delay, and a delay element in said second state present a second propagation delay which differs from the first propagation delay by a value which is smaller than a period of the reference clock signal, wherein a total propagation delay of the delay line is configurable by controlling the state of each delay element of said subset; and

    a controller arranged to control a delay between the first trigger signal and the second trigger signal by controlling the total propagation delay of the delay line;

    wherein the receiver further comprises a correlator circuit arranged to correlate the reference wavelet with a received wavelet for at least one setting of the total propagation delay, and wherein the timing circuitry further comprises trigger circuitry arranged to receive, at an input of the trigger circuitry, a clock signal and transmit, at an output of the trigger circuit, the second trigger signal in response to receiving a number of rising and/or falling edges of the clock signal, wherein the controller is arranged to control a delay between the output of the first trigger signal and the second trigger signal by controlling the total propagation delay of the delay line and said number of rising and/or falling edges.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×