Method for configuring a tester equipped for testing a control unit
First Claim
1. A method for automated configuration of a tester equipped for testing a control unit, the method comprising:
- executing in the tester a first model of a technical system and a second model of the technical system, said executing the first model and the second model taking place periodically with defined sampling rates, the first model and the second model each representing a model of the technical system to be controlled or a model of a control unit under test, the first model and second model being present as source code in a high-level programming language;
providing in the tester an FPGA (Field Programmable Gate Array) for executing the first model and/or the second model and a CPU for executing the first model or the second model;
connecting the control unit under test to the tester during said executing the first model and the second model and a data exchange takes place between the control unit and/or the first model and/or the second model;
allocating a first individual sampling rate for the first model and allocating a second individual sampling rate for the second model;
automatically assigning the first model for execution on either the CPU or the FPGA based on a rule and automatically assigning the second model for execution on either the CPU or the FPGA based on the rule; and
configuring the tester for execution of the first model with the first allocated sampling rate on the FPGA or the CPU and of the second model with the second allocated sampling rate on the FPGA or the CPU.
2 Assignments
0 Petitions
Accused Products
Abstract
A method for automated configuration of a tester equipped for testing a control unit. A first and second model of technical systems being executed in the tester. The execution of the models taking place periodically with defined sampling rates. An FPGA executes the first and/or the second model and a CPU executes the first or the second model. A first individual sampling rate is allocated for the first model and a second individual sampling rate is allocated for the second model. The first model is assigned for execution on either the CPU or the FPGA and the second model is assigned for execution on either the CPU or the FPGA. The tester is automatically configured for execution of the first model with the first allocated sampling rate on the FPGA or the CPU and of the second model with the second allocated sampling rate on the FPGA or the CPU.
8 Citations
20 Claims
-
1. A method for automated configuration of a tester equipped for testing a control unit, the method comprising:
-
executing in the tester a first model of a technical system and a second model of the technical system, said executing the first model and the second model taking place periodically with defined sampling rates, the first model and the second model each representing a model of the technical system to be controlled or a model of a control unit under test, the first model and second model being present as source code in a high-level programming language; providing in the tester an FPGA (Field Programmable Gate Array) for executing the first model and/or the second model and a CPU for executing the first model or the second model; connecting the control unit under test to the tester during said executing the first model and the second model and a data exchange takes place between the control unit and/or the first model and/or the second model; allocating a first individual sampling rate for the first model and allocating a second individual sampling rate for the second model; automatically assigning the first model for execution on either the CPU or the FPGA based on a rule and automatically assigning the second model for execution on either the CPU or the FPGA based on the rule; and configuring the tester for execution of the first model with the first allocated sampling rate on the FPGA or the CPU and of the second model with the second allocated sampling rate on the FPGA or the CPU. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17)
-
-
18. A tester for testing a control unit, the tester comprising:
-
a first model of a technical system; a second model of the technical system, the first and second models being executed in the tester, said executing the first model and the second model being performed periodically with defined sampling rates, the first model and the second model each representing a model of the technical system to be controlled or a model of a control unit under test, the first model and the second model being source code in a high-level programming language; an FPGA (Field Programmable Gate Array) for executing the first and/or the second model; and a CPU for executing the first and/or the second model, wherein the tester is configured to connect the control unit under test to the tester during execution of the first model and the second model and configured for a data exchange between the control unit and/or the first model and/or the second model, and wherein the tester is configured to execute a method comprising; executing in the tester the first model of a technical system and the second model of the technical system, said executing the first model and the second model taking place periodically with the defined sampling rates; providing in the tester the FPGA for executing the first model and/or the second model and the CPU for executing the first model or the second model; connecting the control unit under test to the tester during said executing the first model and the second model and the data exchange takes place between the control unit and/or the first model and/or the second model; allocating a first individual sampling rate for the first model and allocating a second individual sampling rate for the second model; automatically assigning the first model for execution on either the CPU or the FPGA based on a rule and automatically assigning the second model for execution on either the CPU or the FPGA based on the rule; and configuring the tester for execution of the first model with the first allocated sampling rate on the FPGA or the CPU and of the second model with the second allocated sampling rate on the FPGA or the CPU.
-
-
19. A method for automated configuration of a tester equipped for testing a control unit, the method comprising:
-
executing a first model of a technical system and a second model of the technical system in the tester, said executing the first model or the second model being performed periodically with defined sampling rates, the first model and the second model each representing a model of the technical system to be controlled or a model of a control unit under test, the first model and the second model being source code in a high-level programming language; providing an FPGA (Field Programmable Gate Array) in the tester for executing the first model and the second model; automatically assigning the first model and the second model on the FPGA based on a rule; connecting the control unit under test to the tester during said executing the first model and the second model such that a data exchange takes place between the control unit and/or the first model and/or the second model; allocating a first individual sampling rate for the first model; allocating a second individual sampling rate for the second model; configuring the tester for execution of the first model with the first allocated sampling rate and the second model with the second allocated sampling rate on the FPGA; generating at least one netlist from the first model and the second model; generating communication interfaces to permit data exchange between the first model, the second model, and/or the control unit; configuring a first partition and a second partition of the FPGA by the at least one netlist and the communication interfaces; and configuring a multiple clock rate component on the FPGA to provide at least one of a first individual clock rate signal for execution of the first model with the first individual sampling rate and of a second individual clock rate signal for execution of the second model on the FPGA with the second individual sampling rate.
-
-
20. A method for automated configuration of a tester equipped for testing a control unit, the method comprising:
-
executing a first model of a technical system and a second model of the technical system in the tester, said executing the first model and the second model being performed periodically with defined sampling rates, the first model and the second model each representing a model of the technical system to be controlled or a model of a control unit under test, the first model and the second model being source code in a high-level programming language; providing in the tester a first FPGA (Field Programmable Gate Array) and a second FPGA for said executing the first and/or the second model; connecting the control unit under test to the tester during said executing the first model and the second model such that a data exchange takes place between the control unit and/or the first model and/or the second model; allocating a first individual sampling rate for the first model; allocating a second individual sampling rate for the second model; automatically assigning the first model for execution on either the first FPGA or the second FPGA based on a rule; assigning the second model for execution on either the first FPGA or the second FPGA with the allocated sampling rates being taken into account; and configuring the tester for execution of the first model with the first allocated sampling rate and of the second model with the second allocated sampling rate.
-
Specification