Please download the dossier by clicking on the dossier button x
×

Memory system for dualizing first memory based on operation mode

  • US 10,445,003 B2
  • Filed: 10/11/2016
  • Issued: 10/15/2019
  • Est. Priority Date: 10/15/2015
  • Status: Active Grant
First Claim
Patent Images

1. A memory system comprising:

  • a first memory device including a first memory and a first memory controller suitable for controlling the first memory to store data;

    a second memory device including a second memory and a second memory controller suitable for controlling the second memory to store data; and

    a processor suitable for executing an operating system (OS) and an application to access a data storage memory through the first and second memory devices,wherein the first and second memories are separated from the processor,wherein the processor accesses the second memory device through the first memory device,wherein the first memory controller transfers a signal between the processor and the second memory device based on at least one of values of a memory selection field and a handshaking information field included in the signal,wherein the first memory includes a high-capacity memory, which has a lower latency than the second memory and operates as a cache memory for the second memory, and a high-speed memory, which has a lower latency than the high-capacity memory and operates as a cache memory for the high-capacity memory,wherein the first memory controller includes a high-capacity memory cache controller suitable for controlling the high-capacity memory to store data, and a high-speed memory cache controller suitable for controlling the high-speed memory to store data,wherein the processor and the second memory device communicate with each other through an input/output bus,wherein the processor, the high-speed memory cache controller and the high-speed memory communicate with each other through a first input/output bus, which is a part of the input/output bus, in a high-speed operation mode,wherein the processor, the high-capacity memory cache controller and the high-capacity memory communicate with each other through a second input/output bus, which is another part of the input/output bus, in a high-capacity operation mode,wherein the high-capacity memory caches data of the second memory through the second input/output bus under a control of the second memory controller and the high-capacity memory cache controller during the high-speed operation mode,wherein the high-speed memory includes a plurality of high-capacity memory cores, andwherein the high-speed memory further includes a high-speed operation memory logic operatively and commonly coupled with the plurality of high-capacity memory cores, and suitable for supporting high-speed data communication between the processor and the plurality of high-capacity memory cores.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×