Configurable processor with in-package look-up table
First Claim
Patent Images
1. A configurable processor including a plurality of configurable computing elements, each of said configurable computing elements comprising:
- at least a programmable memory array on a memory level for storing at least a portion of a look-up table (LUT) for a mathematical function;
at least an arithmetic logic circuit (ALC) on a logic level for performing at least an arithmetic operation on selected data from said LUT, wherein said logic level is a different physical level than said memory level; and
means for communicatively coupling said programmable memory array and said ALC;
wherein said mathematical function includes more operations than arithmetic operations performable by said ALC.
0 Assignments
0 Petitions
Accused Products
Abstract
A configurable processor comprises a memory die and a logic die. The memory die comprises a programmable memory array for storing a look-up table (LUT) for a mathematical function, while the logic die comprises an arithmetic logic circuit (ALC) for performing at least an arithmetic operation on selected data from the LUT, wherein said mathematical function includes more operation than the arithmetic operations performable by the ALC. Complex mathematical functions can be implemented and configured.
-
Citations
20 Claims
-
1. A configurable processor including a plurality of configurable computing elements, each of said configurable computing elements comprising:
-
at least a programmable memory array on a memory level for storing at least a portion of a look-up table (LUT) for a mathematical function; at least an arithmetic logic circuit (ALC) on a logic level for performing at least an arithmetic operation on selected data from said LUT, wherein said logic level is a different physical level than said memory level; and means for communicatively coupling said programmable memory array and said ALC; wherein said mathematical function includes more operations than arithmetic operations performable by said ALC. - View Dependent Claims (2, 3, 4, 5)
-
-
6. A configurable processor for implementing a mathematical function, comprising:
-
at least first and second programmable memory arrays on a memory level, wherein said first programmable memory array stores at least a first portion of a first look-up table (LUT) for a first mathematical function; and
, said second programmable memory array stores at least a second portion of a second LUT for a second mathematical function;at least an arithmetic logic circuit (ALC) on a logic level for performing at least an arithmetic operation on selected data from said first or second LUT, wherein said logic level is a different physical level than said memory level; and means for communicatively coupling said first or second programmable memory array with said ALC; wherein said mathematical function is a combination of at least said first and second mathematical functions; and
, each of said first and second mathematical functions includes more operations than arithmetic operations performable by said ALC. - View Dependent Claims (7, 8, 9, 10)
-
-
11. A configurable computing array for implementing a mathematical function, comprising:
-
at least an array of configurable logic elements including a configurable logic element, wherein said configurable logic element selectively realizes a logic function in a logic library; at least an array of configurable computing elements comprising at least a first programmable memory array, a second programmable memory array and an arithmetic logic circuit (ALC), wherein said first programmable memory array stores at least a first portion of a first look-up table (LUT) for a first mathematical function;
said second programmable memory array stores at least a second portion of a second LUT for a second mathematical function; and
, said ALC performs at least an arithmetic operation on selected data from said first or second LUT;means for communicatively coupling said configurable logic elements and said configurable computing elements; whereby said configurable computing array realizes said mathematical function by programming said configurable logic elements and said configurable computing elements, wherein said mathematical function is a combination of at least said first and second mathematical functions; wherein each of said first and second mathematical functions includes more operations than arithmetic operations included in said logic library; and
, each of said first and second mathematical functions includes more operations than arithmetic operations performable by said ALC. - View Dependent Claims (12, 13, 14, 15, 16, 17, 18, 19, 20)
-
Specification