×

Apparatuses and methods for pipelining memory operations with error correction coding

  • US 10,447,316 B2
  • Filed: 12/19/2014
  • Issued: 10/15/2019
  • Est. Priority Date: 12/19/2014
  • Status: Active Grant
First Claim
Patent Images

1. A method, comprising:

  • executing a first read operation in a memory to read first read data;

    determining errors in the first read data;

    correcting the errors in the first read data;

    pre-charging a local input-output line after the first read operation has executed;

    executing a second read operation in the memory to read second read data during the determining of the errors in the first read data;

    merging the corrected first read data with first write data to provide first merged data;

    calculating a first new error correction code for the first merged data;

    executing a first write operation to write the first merged data in the memory;

    determining errors in the second read data during the merging of the corrected first read data with the first write data;

    correcting the errors in the second read data;

    merging the corrected second read data with second write data to provide second merged data;

    calculating a second new error correction code for the second merged data; and

    executing a second write operation to write the second merged data in the memory.

View all claims
  • 8 Assignments
Timeline View
Assignment View
    ×
    ×