Register spill/fill using shared local memory space
First Claim
Patent Images
1. An apparatus comprising:
- one or more processors including a graphics processor, the graphics processor including a plurality of hardware threads;
a plurality of registers associated with the graphics processor; and
a shared local memory (SLM);
wherein the one or more processors are to;
estimate an amount of space required for one or more of spilling or filling for the plurality of registers in execution of an application,allocate a portion of the SLM to perform the one or more of spilling and filling relating to the plurality of registers associated with the graphics processor, wherein the portion of the SLM includes a plurality of spaces, the plurality of spaces including a respective space reserved for each hardware thread of the plurality of hardware threads used in execution of the application, andutilize the portion of SLM as a register buffer for the one or more of spilling and filling relating to the plurality of registers during execution of the application.
1 Assignment
0 Petitions
Accused Products
Abstract
A mechanism is described for facilitating using of a shared local memory for register spilling/filling relating to graphics processors at computing devices. A method of embodiments, as described herein, includes reserving one or more spaces of a shared local memory (SLM) to perform one or more of spilling and filling relating to registers associated with a graphics processor of a computing device.
12 Citations
16 Claims
-
1. An apparatus comprising:
-
one or more processors including a graphics processor, the graphics processor including a plurality of hardware threads; a plurality of registers associated with the graphics processor; and a shared local memory (SLM); wherein the one or more processors are to; estimate an amount of space required for one or more of spilling or filling for the plurality of registers in execution of an application, allocate a portion of the SLM to perform the one or more of spilling and filling relating to the plurality of registers associated with the graphics processor, wherein the portion of the SLM includes a plurality of spaces, the plurality of spaces including a respective space reserved for each hardware thread of the plurality of hardware threads used in execution of the application, and utilize the portion of SLM as a register buffer for the one or more of spilling and filling relating to the plurality of registers during execution of the application. - View Dependent Claims (2, 3, 4, 5, 6, 7)
-
-
8. A method comprising:
-
estimating an amount of space required for one or more of one or more of spilling or filling for a plurality of registers associated with a graphics processor of a computing device in execution of an application, the graphics processor including a plurality of hardware threads; allocating a portion of a shared local memory (SLM) to perform the one or more of spilling and filling relating to the plurality of registers associated with the graphics processor, wherein the portion of the SLM includes a plurality of spaces, the plurality of spaces including a respective space reserved for each hardware thread of the plurality of hardware threads used in execution of the application, and utilizing the portion of SLM as a register spill/fill buffer for the one or more of spilling and filling relating to the plurality of registers during execution of the application. - View Dependent Claims (9, 10, 11, 12)
-
-
13. At least one non-transitory machine-readable medium comprising instructions that when executed by a computing device, cause the computing device to perform operations comprising:
-
estimating an amount of space required for one or more of one or more of spilling or filling for a plurality of registers associated with a graphics processor of the computing device in execution of an application, the graphics processor including a plurality of hardware threads; allocating a portion of a shared local memory (SLM) to perform the one or more of spilling and filling relating to the plurality of registers associated with the graphics processor, wherein the portion of the SLM includes a plurality of spaces, the plurality of spaces including a respective space reserved for each hardware thread of the plurality of hardware threads used in execution of the application, and utilizing the portion of SLM as a register spill/fill buffer for the one or more of spilling and filling relating to the plurality of registers during execution of the application. - View Dependent Claims (14, 15, 16)
-
Specification