Method and system for link synchronization in an LTE-TDD architecture
First Claim
1. A method of generating a sync switching pulse in a time division duplexing (TDD) system, the method comprising:
- receiving an input signal at an input port of a digital power meter;
receiving, at the digital power meter, a power threshold level;
determining, by the digital power meter, that a power level associated with the input signal exceeds the power threshold level;
generating the sync switching pulse in response to the power level associated with the input signal;
determining an error based on the input signal and the sync switching pulse;
generating a reset pulse based on the error; and
shifting the sync switching pulse in response to the reset pulse.
2 Assignments
0 Petitions
Accused Products
Abstract
A method of detecting a synchronization switching pulse using a power detector in a time division duplexing (TDD) system includes receiving an input signal, detecting a power level associated with the input signal using a digital power meter, and determining a configuration associated with the input signal. The method also includes determining that a pulse width associated with the input signal is greater than a threshold, determining an offset associated with a special subframe configuration, and generating an estimated sync pulse. The method further includes forming a regenerated sync pulse, determining an error between the estimated sync pulse and the regenerated sync pulse, determining that the error is less than a threshold, and providing a lock detect.
12 Citations
15 Claims
-
1. A method of generating a sync switching pulse in a time division duplexing (TDD) system, the method comprising:
-
receiving an input signal at an input port of a digital power meter; receiving, at the digital power meter, a power threshold level; determining, by the digital power meter, that a power level associated with the input signal exceeds the power threshold level; generating the sync switching pulse in response to the power level associated with the input signal; determining an error based on the input signal and the sync switching pulse; generating a reset pulse based on the error; and shifting the sync switching pulse in response to the reset pulse. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. A system for generating synchronized signals, the system comprising:
-
an input port configured to receive an input signal, a digital power meter configured to determine that a power level associated with the input signal exceeds a power threshold level and output an estimated sync pulse; an edge detector configured to detect a number of rising edges and a number of falling edges associated with the estimated sync pulse; a counter configured to determine location data associated with the number of rising edges and the number of falling edges; a memory configured to store the number of rising edges, the number of falling edges, and the location data; a processor coupled to the memory, wherein the number of rising edges, the number of falling edges, and the location data are processed using a sync detection algorithm; and a sync pulse regenerator coupled to the processor and configured to generate a sync pulse in response to the number of rising edges, the number of falling edges, and the location data. - View Dependent Claims (10, 11, 12, 13, 14, 15)
-
Specification